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Natur und Kunst, sie scheinen sich zu fliehen 
Und haben sich, eh man es denkt, gefunden; 
Der Widerwille ist auch mir verschwunden, 
Und beide scheinen gleich mich anzuziehen. 
Es gilt wohl nur ein redliches BemUhen! 
Und wenn wir erst in abgemeBnen Stunden 
Mit Geist und FleiB uns an die Kunst gebunden, 
Mag frei Natur im Herzen wieder giUhen. 
So ists mit aller Bildung auch beschaffen: 
Vergebens werden ungebundne Geister 
Nach der Vollendung reiner Hohe streben. 
Wer GroBes will, muB sich zusammenraffen; 
In der Beschrankung zeigt sich erst der Meister, 
Und das Gesetz nur ka~ri un.s Freiheit geben . 
. . . 
Johann Wolfgang von Goethe 
Abstract 
Clock-Feedthrough Compensation in MOS Sample-and-Hold Circuits 
Franz Xaver Fuchs 
All MOS sample-and-hold circuits suffer to a greater or lesser extent from clock-
feedthrough (CLFf), also called charge-injection. During the transition from sample to 
hold mode, charge is transferred from an MOS transistor switch onto the hold capacitor, 
thus the name charge-injection. This error can lead to considerable voltage change across 
the capacitor, and predicting the extent of the induced error potentials is important to 
circuit designers. 
Previous studies have shown a considerable dependency of CLFf on signal voltage, circuit 
impedances, clock amplitude and clock fall-time. The focus of this work was on the signal 
dependency of the CLFf error and on the CLFf induced signal distortion in open-loop 
sample-and-hold circuits. CLFf was found to have a strongly non-linear, signal dependent, 
component, which may cause considerable distortion of the sampled signal. The parameters 
influencing this distortion were established. It was discovered that distortion could be 
reduced by more than 20dB through careful adjustment of the clock fall-rate. 
Several circuit solutions that can help reduce the level of distortion arising from CLFf are 
presented. These circuits can also reduce the absolute level of CLFf. Simulations showed 
their effectiveness, which was also proven in silicon. The CLFf reduction methods used in 
these circuits are easily transferable to other switched-capacitor circuits and are suitable for 
applications where space is at a premium (as, for example, in analogue neural networks). 
A new saturation mode contribution to CLFf was found. It is shown to g1ve nse to 
increased CLFf under high injection conditions. 
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Overview 
Clock-feedthrough (CLFf), variously referred to as hold-step, pedestal error, switch glitch, 
residual charge, switch charge injection or charge feedthrough is a phenomena that occurs 
in sampled data systems such as analogue neural networks (ANN), sample-and-hold (S&H) 
circuits, N-path filters, AID converters, current memory cells and switched capacitor (SC) 
filters. In these systems CLFf typically gives rise to drift, cross-talk, harmonic distortion 
and signal dependent offset errors [1], [2]. CLFT is caused by the removal of the mobile 
inversion layer charges when a MOS transistor switch is being turned off. Of paramount 
interest to the designer is how these charges distribute across the circuit, and particularly 
how much of the released charge will end up on the hold capacitor, where it gives rise to a 
change in voltage. It is this phenomenon that is studied and referred to as 
clock-feedthrough in this thesis. 
The focus of this work was on the signal dependency of CLFf in open-loop S&H circuits 
that employ n-channel depletion type MOS transistors as switches. This restriction to such 
basic S&H circuits was quite deliberate, as it was believed, that little additional insight 
would be gained by studying more complex circuits. One particular issue with increasing 
circuit complexity is that the number of parameters influencing circuit performance grows 
disproportionately with circuit complexity, and becomes unmanageable fairly quickly. The 
potential for interaction between the different parts of the circuits also grows with circuit 
complexity. All this can make the identification of the causes for an observed behaviour 
very difficult, if not impossible. The insight gained from the study of simple, open-loop, 
circuits is, however, easily transferable to more complex systems. 
The first chapter of this thesis serves as a introduction to S&H circuits. Sample-and-hold 
circuit specifications and performance measures are introduced and put into context. 
Accuracy limiting factors like distortion and k8 T/C noise are briefly discussed. The MOS 
transistor and its use as a switch in S&H circuits are also examined. Important non-ideal 
parameters of the MOSFET, such as the Source-body effect, are introduced and their effect 
on circuit performance explored. 
The second chapter deals with the modelling of CLFf for which a basic knowledge of 
MOS device physics [3], [4] and some familiarity with MOS transistor equations and 
SPICE models [5] is required. The major contributions to the modelling of clock-
feedthrough are revisited, and the impact of circuit parameters such as clock fall-rate and 
source impedance on CLFf are discussed. The single-lump model for the basic MOS S&H 
circuit [6] is introduced and its shortcomings and limitations are examined. CLFf under 
fast Gate turn-off, [7] to [11], and slow turn-off, [12] to [14], conditions is discussed in 
some detail. Alternative methods for predicting CLFf such as semi-empirical models [15] 
and circuit simulators are shown to be capable of producing accurate results. 
In the third chapter a new, previously unreported, contribution to CLFf, the saturation 
mode contribution to CLFf, is presented. It will be shown that this contribution can lead to 
an increase in the CLFf over and above the levels predicted by the single-lump model. 
The fourth chapter looks at the signal dependency of CLFf, and in particular the non-linear 
voltage dependent component of CLFf that gives rise to distortion on the sampled signal. 
The parameters influencing this distortion are established, and strategies for reducing it are 
presented. It was found that distortion could be reduced by more than 20dB through careful 
adjustment of the clock fall-rate alone. 
Chapter five looks at different aspects of circuit implementation on silicon. An overview of 
CLFf reduction techniques and circuits found in the literature is given. Most of the CLFf 
compensation schemes found rely on additional elements including amplifiers, capacitors 
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and switches [6], [16]. The impact of parasitics on circuit performance is highlighted and 
the influence of device geometry [ 17] and doping gradients [7] on CLFf is shown. 
In the sixth chapter, new circuits that can reduce CLFf and the CLFf related distortion are 
presented. Circuits that exploit the CLFf's sensitivity to mismatch between Source and 
Drain terminating impedances are explored in the first part of this chapter. These circuits 
can reduce levels of CLFf and distortion at very little extra cost (in terms of area). A 
circuit that reduces and linearises CLFf by minimising the impact of the body effect on the 
MOS switches' inversion layer charge is introduced in the second part of the chapter. This 
circuit can, potentially, reduce harmonic distortion, arising from CLFf, by more than two 
orders of magnitude. The CLFf reduction schemes presented in this chapter require only 
little additional silicon area and are easily transferable to other circuits. 
Chapter seven reports measurement results from a test chip. The measurements are 
contrasted with simulations and predictions from the CLFf models presented in this thesis. 
The performance of the circuits from chapter six was evaluated on the test chip. The 
measured results show good correlation with analytical models and circuit simulations. 
Integral non-linearity of these S&H circuits from chapter six and of the basic, 
uncompensated, S&H is shown to be in good agreement with predictions made in chapter 
four. Tentative evidence for the saturation mode contribution to CLFf is presented. The 
test chip and test setup are briefly described. 
The eighth, and final, chapter of this thesis presents a summary and conclusions of the 
work carried out. Recommendations for further work are being made. 
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1. An introduction to sample-and-hold circuits. 
Before the literature review a brief outline of the characteristics of sample-and-hold circuits 
(S&H' s) is given with the intention to raise awareness for problems the designer faces 
when planning and using such a circuit. Fig. 1-2 gives the fundamental, underlying, circuit 
diagram of any S&H circuit. 
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Fig. 1-1: S&H amplifier characteristics. 
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Fig. 1-2: S&H circuit, principle. 
Typical input, output and control waveforms of a sample-and-hold amplifier are shown in 
Fig. 1-1". Initially, the circuit is in the sampling mode with the output tracking the input. 
Upon receipt of the hold command it takes a finite amount of time for the switch to open. 
This is referred to as aperture delay and is measured from when the control signal crosses 
the 50% point, to when the output stops following the input. The aperture delay varies to 
some extent and this variation is called aperture jitter. It arises from noise modulating the 
phase of the hold command and is commonly expressed as an rms time jitter. 
After the switch opens it takes the S&H some time to settle to within a specified error band 
around the final voltage; this is referred to as settling time. Likewise a step change of the 
* The clock in Fig. 1-l was shown with rise and fall times of zero. In reality the clock will take 
some time to go from logic high to low and vice versa. 
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output signal can be observed during this time. It is variously known as hold-step, charge-
injection or clock-feedthrough (CLFT). This hold-step is caused by charge being 
transferred from the switch and its control circuit to the hold capacitor during the switch 
turn-off. In the hold mode any leakage at the holding node will either charge or discharge 
the hold capacitor Ch, depending on the polarity of the leakage. The resulting rate of change 
of the output voltage is called droop rate. Another non-ideal parameter of S&H circuits in 
the hold mode is feedthrouglz. It specifies the extent to which a change in input signal is 
reflected at the output. 
When the sampling command is received, it takes considerable time for the circuit to 
resume tracking. This time, known as acquisition time, is defined as the amount of time it 
takes the S&H to reacquire the analogue input when switching from hold to track mode. 
The interval starts at the 50% clock transition point and ends when the input signal is 
reacquired to within a specified error band at the hold capacitor. The acquisition time, t,, 
usually consists of three parts: a delay in closing the switch, a slew rate limited portion and 
a settling time portion. If the 'ON' resistance RoN of the switch is so large that it poses a 
limit to the acquisition time, then t, can be found from the required precision (e.g. 0.001 for 
a precision of one in a thousand) and the RC time constant of the S&H circuit as 
la = In( ~ . ) RaN Ch preCISIOn 
Eqn. 1-1 
Other terms that are important when describing a S&H circuit's performance are gam 
accuracy, slew rate and bandwidth. Gain accuracy is expressed as the S&H's deviation in 
gain from its nominal value. Slew rate is the fastest rate at which a S&H's output changes. 
It is commonly measured in V/s. Bandwidth specifies the lowest frequency at which the 
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S&H's small-signal gain is 3dB lower than its DC gain. For the basic S&H, shown in Fig. 
1-2, the bandwidth is simply: 
f = 1 
-3dB z-n C ILI'.QN h 
Eqn. 1-2 
Integral Non-Linearity (1NL) 2nd harmonic distortion and 3rd harmonic distortion (HD2 
and HD3) as well as Total Harmonic Distortion (THD) are performance specifications 
frequently found on S&H datasheets. They give some indication of the non-linearity of a 
S&H's transfer function, and are derived from either static (1NL) or dynamic (HD2, HD3 
and THD) measurements. 
Integral Non-Linearity, is derived from a S&H's static (or DC) transfer characteristic. It is 
defined as the worst case deviation of the output from an ideal straight line approximation 
drawn through the end points of the plot and is commonly expressed as a fraction (or 
percentage) of the full-scale output value: 
VOUl ( V;n)- VOUl ( vin.min) 
vout(vin,max)- voUl(vin.min) 
vin - vin,min l 
vin,max - vin,min 
Eqn. 1-3 
where V;n.min and V;n.max are the minimum and maximum DC input voltages applied to the 
circuit, and Y0u1(V;n) is the circuit's DC output voltage at a particular input voltage, V; •. 
Sometimes a best-fit straight line (typically employing the linear regression method) is 
used instead of the end point straight line approximation. 
Harmonic distortion may, for example, be measured by applying a pure sine to a circuit's 
input and measuring the harmonic content of the circuit's output signal with a spectrum 
analyzer. From this the Total Hamzonic Distortion, defined as the ratio of the rms sum of 
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all the output signals' higher harmonic components (2nd harmonic h2 and higher) to its 
fundamental component (or 1st harmonic h1) can be worked out: 
Eqn. 1-4 
Even though the definition of TIID requires knowledge of all harmonics, in practice it is 
often sufficient to measure only the first five harmonics to get a reasonably accurate figure 
forTHD. 
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1.1 Non-linearity and harmonic distortion. 
In this section a method is presented for predicting the size of the harmonic distortion (l-ID) 
products arising from non-linearities in a circuit's transfer function. This method will allow 
us to estimate the size of the l-ID products caused by CLFf, which, as we shall see later, 
can introduce considerable non-linearity to a S&H circuit's transfer function. 
To find the l-ID products from a circuit's transfer function we must, at first, describe the 
circuit's transfer function (be it linear or non-linear) in terms of a Taylor expansion, which 
is also known as a power series expansion: 
Eqn. 1-5 
Performing a polynomial regression to a circuit's measured transfer characteristic will yield 
the coefficients, K, for the power series expansion quite readily. 
Once the power series coefficients K are known the following equation can be used to 
estimate the harmonic distortion products up to hn from a given n-th order power series 
expansion: 
V L~ K2 (2m) 2m-l h = __...!!!_ __ m_ V 
0 2 22m-l m m 
m=O 
h -V m+x V L~ K2 (2m +X) 2m+x-l x - in m=O 22m+x-l m in ; for l :5 x :5 n 
Eqn. 1-6 
Eqn. 1-6 was derived from a similar expression found in [18]. The equation assumes that a 
purely sinusoidal input signal of amplitude, V;0 , with no DC-offset, relative to the point 
around which the power series was developed for, was applied to the circuit. Any DC-
offset on the input signal can be accommodated, if required, by applying an appropriate eo-
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ordinate transformation to the power series expansion before evaluating Eqn. 1-6, or, 
indeed, by developing the power series expansion around the desired DC-offset point in the 
first place. 
Of the h, derived (Eqn. l-6) only h2 and higher (i.e. h, with x > I) are harmonic distortion 
products. The other two, h0 and h1, represent the circuits DC-offset and gain, respectively. 
Clearly, distortion will only arise, if K2, and higher, of the Taylor expansion to a circuit's 
transfer function (Eqn. l-5) are not zero. A distortion product is said to be dominant if 
THD is largely determined by it, in which case: 
hd 0 THD = ommant 
hi 
Assuming that a circuit's THD is determined solely by non-linearities present in its static, 
or DC, transfer characteristic and that only one of the harmonics should be dominant then 
INLand THD will be linked by the following simple relationship: 
THD=:INL 
Eqn. 1-7 
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1.2 ke T/C Noise. 
Noise in the S&H circuit of Fig. 1-2 originates from the ON resistance, RoN, of the switch 
and the source resistance R;0 of the signal source [2]. Both resistances can, conveniently, be 
lumped together to form the input resistance Rs of the S&H in sampling mode: 
The rms value of the thermal noise voltage generated by Rs is: 
v=J4k 8TR8 M 
where M represents the bandwidth of the circuit. 
During the sampling period, the (thermal) noise generated by Rs is integrated on, and 
bandwidth limited by, the low-pass filter formed by Rs and eh. We can thus write: 
Evaluating this equation gives the noise power in the S&H's output signal during the 
sampling period: 
Eqn. 1-8 
It is interesting to note that v is only dependent on the circuit parameter eh, but not on RoN 
or the bandwidth of the S&H. This shows that there is no benefit in reducing Rs below the 
value required by the circuit's settling time and accuracy requirements (Eqn. 1-1). 
Using Eqn. 1-8 and therms value of the sine wave input signal (v;n = ..J05 Y;n, for a sine 
wave signal of amplitude V; 0 ) we can work out the signal to-noise ratio, SNR, of the basic 
S&H circuit, shown in Fig. 1-2: 
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Eqn. 1-9 
Eqn. 1-9 shows that a desired SNR can only be achieved if both the hold capacitor eh and 
the input signal V;n are sufficiently large. It also shows, that it is possible to trade-off V;n 
against eh. Increasing V;n, however, will improve SNR much more than an equal increase 
in eh. This means, that low voltage technologies will need disproportionately larger hold 
capacitors to achieve the same SNR figures than high voltage technologies. 
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1.3 The MOS transistor as a switch. 
MOSFETs are almost ideal voltage controlled switches. Their turn-on and turn-off times 
are short (nano-seconds and below), 'ON' resistance is low (from a few Q to hundreds of 
Q, depending on the transistor size), and 'OFF' resistance is high (typically hundreds of 
MQ to TQ). Unfortunately, they give rise to aperture jitter and clock-feedthrough (CLFf). 
Both errors are the direct result of the MOS transistors operating principles. 
In the following sections we will introduce the basic operating principles of the MOS pass-
transistor switch and illustrate them with the example of the n-channel enhancement mode 
MOS transistor (NMOST), unless stated otherwise. Throughout we will use the SPICE 
Level 1 model [5] (Shichman & Hodges model) wherever possible. This model is based on 
semiconductor device physics [3], [4], but is simple enough to permit its use in hand 
calculations and analytical descriptions. Despite its simplicity the SPICE Level 1 model 
can give adequate descriptions of circuit behaviour, provided one is aware of its 
limitations. We shall point out the model's limitations where these give rise to significant 
errors. 
1.3.1 The MOS transistor switch, turned 'ON'. 
A MOS pass-transistor will be 'ON' when a conducting channel between Source and Drain 
exists. This conducting channel consists of minority caniers that accumulate under the 
Gate oxide if the Gate to Source potential, V Gs, is sufficiently high and of the right polarity 
(see Fig. l-3 below, where the channel is represented by a, cyan coloured, sheet lying 
directly below the Gate oxide). Of the two channel contacts (implants) the one to which the 
Gate has the greatest potential difference to is known as Source, the other is called Drain. 
In the case of an NMOS transistor the Gate potential must be at least a threshold voltage, 
VT, above the transistor's Source potential, Vs, (VG~ Vs+ VT) for the channel to form (for 
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a defmition ofVr see Eqn. 1-12 below). The reciprocal applies to PMOS transistors, where 
the threshold voltage is negative and the Gate to Source potential difference, V as, must 
therefore be V r or less (V as ~ V r) to turn the device 'ON' . 
Metal! 
r--------- Lc~ra.,.n --------; 
n+ Source 
implant 
depletion region . 
: 
.· 
.· 
n-type poly Gate 
gate oxide 
inversion layer (channel) 
p 
Bulk 
n+ Drain 
implant 
Fig. 1-3: Cross-section of a turned 'ON' NMOS transistor in the linear region. 
A MOS pass-transistor that has been turned 'ON' is said to operate in the linear region if 
IV osl < IV as - V rl, i.e. if the voltage drop along its channel is less than the saturation 
voltage of the channel (Vosat = Vas - Vr). In the linear region, also known as the ohmic or 
triode region, the transistor will (to ftrst order approximation) behave like a resistor: 
Eqn. 1-10 
where P = f.LC' ox W /L and L is the length of the conducting channel that connects Drain and 
Source, W the width of this channel, ll is the mobility of the charge carriers in the channel, 
C' ox = Eoxltox the Gate oxide capacitance per unit area, tax is the oxide thickness and Eox the 
Gate oxide's permittivity. 
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1.3.2 Calculation of a MOSFET's channel charge. 
The size of the inversion layer charge, stored in the channel of a NMOS pass-transistor 
operating in the linear region, i.e. if V os < V as - VT, can be worked out easily using the 
SPICE Level I model. Assuming a low voltage drop across the turned 'ON' NMOS 
pass-transistor, i.e. V os = OV, its respective inversion layer charge Q;nv is found as: 
Eqn. 1-11 
Cox= WLC'ox = WL£0 ,/t0 , is the Gate to channel or Gate oxide capacitance and VT is the 
transistor's threshold voltage under the given Source bias: 
Eqn. 1-12 
Here VTO is the transistors threshold voltage at zero Source bias (V ss = OV), y is its body 
effect coefficient and CVF is a material constant of the transistor substrate (Bulk) known as 
the Bulk potential (sometimes also referred to as the Fermi potential). The equations 
describing these are: 
and 
WL 
Y = -~2q£siNSub 
cox 
Eqn. 1-13 
Eqn. 1-14 
Eqn. 1-15 
From Eqn. I-ll it becomes quite clear that Q;nv depends on the MOSFETs terminal 
potentials. Particularly noteworthy is the threshold voltage's non-linear dependency on the 
transistors Source and Bulk voltages (Source-Body effect), which, as we shall see later, is 
one of the sources of distortion in S&H circuits. 
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In fact, this non-linear dependency of Qinv on V ss arises from the charge stored in the 
depletion layer which isolates the channel from the substrate (see Fig. 1-3). This becomes 
quite clear if we express the channel charge as a function of the transistor Gate charge, 
Qgate, and its depletion layer charge, Qbutk: 
where 
Q ga1c = C ox {Vas - VFB - 2<pF) 
Eqn. 1-17 
and 
Eqn. 1-16 
Qbulk = -WL~2EsiqNsub{2<pF -Vas) 
Eqn. 1-18 
Eqn. 1-16 to Eqn. 1-18 were derived from Liu and Nagel's quasi-static small-signal 
capacitance model [ 19]. 
1.3.3 MOS transistor switch, turned 'OFF'. 
To turn a MOS transistor 'OFF', the conductive channel between the Drain and Source 
terminals must be removed. For a NMOS transistor this means applying a Gate to Source 
voltage that is lower than the threshold voltage (i.e. V os < V T); the reciprocal applies to the 
PMOS transistor which is turned 'OFF' for V os > V T· 
Metal I 
~--------------Lm_ --------------~ 
n+ Source 
implant 
depletion region 
n-type poly Gate 
-=-----;-,-
1 Cox gate oxide 
p 
Bulk 
Fig. 1-4: Cross-section of an NMOS transistor when turned 'OFF'. 
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n+ Drain 
implant 
depletion region 
Fig. 1-4 above, shows a cross-section of an NMOS transistor in the 'OFF' state. We 
observe that the inversion layer has disappeared and that the Gate oxide capacitance, Cox. 
now terminates to the Bulk. The MOSFET's Gate would now be completely decoupled 
from its Source and Drain terminals, if it were not for the, parasitic, Gate-overlap 
capacitance C01 . This overlap capacitance also contributes to CLFf, as we shall see later. 
Unfortunately the overlap capacitance can not be made zero, as some Gate to Drain overlap 
(and Gate to Source overlap) is inherent, and indeed required, for reliable manufacturing of 
MOS transistors. Cor is a linear capacitance and is determined by the transistor's Gate oxide 
thickness, to,, its Gate width W and the process dependent Gate to Drain overlap L0 . Cor 
could therefore be derived as follows: 
Fringing capacitance associated with the Gate to Drain edge also needs to be included in 
the calculation of C01 . For short channel devices this can increase the actual value of Cor 
considerably over and above what was calculated using the equation above. 
It is therefore better to use the foundry supplied CGso and CGoo figures for the calculation 
of C01 • These (CGSo and CGoo figures) specify the respective Gate to Source and Gate to 
Drain overlap capacitance per meter gate width, inclusive of any fringing effects. Cor (on 
the Drain side) is therefore simply: 
Col= WCaoo 
Eqn. 1-19 
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1.4 Basic S&H circuit with a NMOS switch. 
In a practical realisation of the S&H circuit in Fig. 1-2, one could replace the switch with a 
NMOS transistor (NMOST). This will allow to control the state of the S&H by modulating 
the transistors Gate potential. A logic high, V H. applied to the Gate of the NMOST will 
turn it 'ON' (i.e. closes the switch) and bring the S&H into track mode. When the input 
signal is fully acquired both the MOS switches' Source and Drain potentials are 
approximately equal to the S&H's input voltage, and the pass-transistor will be operating 
in the linear region. A logic low, VL, on the Gate will turn the NMOST 'OFF' and bring the 
circuit into hold mode. 
1.4.1 An acquisition time imposed lower limit for the size of the NMOS switch. 
An important measure of performance for many S&H circuits is the acquisition time ta. 
This was shown to be linked to RoN in Eqn. 1-1, which allows us to derive an expression 
for the maximum acceptable 'ON' resistance RoNrnax from the, specified, maximum 
acceptable acquisition time tamax: 
RaN max = -(,-----'1t a,_,m=ax"',),---- = _A __ 1 __ 
I C 1-'min VHTmin n . . hmax preCISIOn 
1 
For this calculation of RoNrnax the manufacturing tolerances and circuit operational limits 
must be taken into account. This is why the maximum hold capacitance Chmax. the lower 
limit for the device transconductance l3min. the lower limit of the clock high voltage V Hmin. 
the upper limit for the input voltage V;nmax and VTmax (the maximum threshold voltage at 
V;nmax) must be chosen as input parameters to the calculation. 
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This imposes a lower limit on the WfL ratio and hence the size of the pass-transistor: 
In( 1 )chmax W precision 
-->--------~----~~--------~ 
L- f..lCoxtamax[VHmin -(Vinmax + VTmax)] 
1.4.2 Clock-feedthrough. 
Eqn. 1-20 
Turning a MOS switch 'OFF' requires removal of all of the mobile charges that form the 
conductive channel between the Drain and Source terminals. These charges will exit the 
transistor by its Source and Drain terminals. Part of the channel charge will flow to the 
signal source and the remainder will flow to the hold capacitor, causing the voltage across 
it to change. The mobile channel charges are a major contributor to clock-feedthrough, and 
parasitic capacitances, such as the Gate overlap capacitance, Col. contribute the remainder. 
CLFf is negative for NMOS devices and positive for PMOS transistors. 
1.4.3 Aperture delay and aperture jitter of the NMOS switch. 
As soon as the hold command is given the Gate voltage starts to fall. It will take a finite 
amount of time to complete the transition from high to low. Some time after the transition 
started the Gate voltage will reach threshold level, at which point the switch opens. This 
delay, the so called aperture delay, tcta, is assumed constant. For a NMOS switch however 
the real aperture delay, tcta.NMos, is longer for low input voltages than for high ones: 
where 
We see that lcta.NMOs depends on the clock or Gate voltage in sample mode, V H, the clock 
fall rate, U, the input signal voltage, Vin, and the threshold voltage, VT. We can also see 
that VT, too, is a (non-linear) function of the input voltage. This signal dependency of 
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t.la.NMos is one of the contributing factors to the uncertainty in the aperture delay that is 
known as aperture jitter. It has many other contributing factors, such as wideband random 
noise, thermal noise and power supply noise, but it can be stated that the shorter the clock 
fall time, the smaller the aperture jitter will be. Fortunately, clock fall times can be made 
very short (tens of ps to several ns), if required, using on-chip clock generators and 
buffering. 
However, not all applications benefit from short clock fall times, and where large aperture 
jitter can be tolerated (e.g. in applications where only very slowly changing signals are 
sampled) the use of long clock fall times may actually be advantageous (as will be shown 
later in chapters 2 and 4). 
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1.5 Summary of generic S&H circuit issues. 
It has been shown that turn-on transients affect the acquisition time, and thereby the speed, 
of a S&H circuit, whereas the turn-off transient introduces errors (hold-step and aperture 
jitter) to the signal path. It was found that a fast turn-off transient is normally beneficial, 
since it leads to lower aperture delay and aperture jitter. 
A large sampling capacitance is often advantageous since it reduces k8 TIC noise, it also 
leads to lower droop rate in the hold period and reduces the hold-step (i.e. CLFf). A small 
sampling capacitor, however, is preferable in the sampling period since it results in a 
shorter acquisition time. 
A designer will therefore have to find an acceptable compromise between speed and 
precision. If, however, the droop rate and/or the hold-step can be decreased by other means 
than increasing the size of Ch a superior circuit in terms of precision and/or speed will be 
the result. This, essentially, is what CLFf reduction techniques set out to achieve: 
extending the range of operation for a given technology. 
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2. Review of CLFT theory. 
This section reviews the major contributions to research on clock-feedthrough. The models 
and theory presented are based on standard n-channel enhancement MOS transistors, unless 
stated differently. These devices, referred to as MOSFETs, are inherently symmetrical and 
are characterised by: 
• a uniformly doped channel region. 
• identical Drain and Source implants (doping profile and geometry). 
• a rectangular channel geometry. 
• a zero threshold voltage, VTO, of greater than zero volts (VTO > 0). 
Another convenient assumption used throughout is that of the hold capacitor being fully 
charged before the pass-transistor is being turned off. This implies that all transient 
currents and voltages have settled i.e. the circuit is in a DC like steady-state. The voltage 
across the pass-transistor switch is then near zero (V os= OV) and it operates in the ohmic, 
or linear, region. 
The review of CLFT theory that follows takes the form of concise summanes of the 
relevant CLFT models and literature. The emphasis was on qualitative descriptions of the 
causes and effects of CLFT. This, it was felt, was best suited to fostering insight and 
understanding into the underlying mechanisms that are governing CLFT. Thus, the number 
of equations was kept to a minimum. Those that were included were deemed to be either 
giving a good summary of the proposed models or presenting valuable insights into the 
parameters that influence CLFT. For further details of these models the reader may wish to 
consult the references quoted. 
The first CLFT model reviewed is the 'classic' single-lump model for the MOS pass-
transistor and its application to CLFT in the basic S&H circuit with zero signal source 
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impedance (Sheu & Hu, 1984 [6]). This model is something of a 'de-facto standard' for the 
calculation of CLFf in S&H circuits, to which newer models are often compared. It is a 
relatively simple analytical model that employs the SPICE Level 1 MOSFET model in the 
description of the circuits' behaviour during pass-transistor turn-off. The single-lump 
model approximates CLFf behaviour fairly well over a wide range of circuit conditions. 
However, it does have problems under very fast and very slow switching conditions, and 
with non-zero signal source impedances. The latter issue is briefly dealt with in section 2.2, 
which examines CLFT in the basic S&H circuit with non-zero signal source impedance 
(Sheu & Hu, 1984 [6]). 
The discussion of the model for the weak inversion channel charge component to CLFT 
was included as an example of how effects that were not accounted for in the single-lump 
model can become important, or even dominant, under slow switching conditions. The 
model discussed in section 2.6 was put forward by Gu & Chen in 1996 [14], following 
experiments by Chen et al. (1994 [12], 1995 [13]) which had shown that the single-lump 
model could be significantly in error under slow switching conditions, due to an additional 
error charge component, which they attributed to channel charges in weak inversion. 
Fast turn-off of the MOS pass-transistor and its effects on CLFT are considered in sections 
2.4 and 2.5. Attempts at modelling CLFT under very fast switching conditions, and the 
related modelling of the MOS pass-transistor's transient behaviour, resulted in complex 
distributed models that could only be solved numerically, or required the use of 
two-dimensional device simulators [7] to [9]. These simulations indicated, that under fast 
turn-off conditions there is simply not enough time for complete removal of all the mobile 
channel charges while the pass-transistors is being turned-off (Kuo, Dutton & Wooley, 
1986 [7] & [ 17] also Turchetti, Mancini & Masetti, 1986 [9]). With these 'left-behind' 
channel charges trapped in the channel region, the transistor enters the diffusion mode of 
24 
conduction. Some of the trapped inversion layer charges may be lost to the substrate 
through charge pumping [10], [11]. Both effects had not been considered in the single-
lump model for CLFf, which is why it can be in error under fast switching conditions. 
The distributed model for the MOS pass-transistor (Kuo, Dutton & Wooley, 1986, [7] & 
[ 17]), discussed in section 2.4, includes this diffusion mode of conduction. The distributed 
model renders the turn-off transients and dynamic CLFf behaviour of MOS S&H circuits 
fairly accurately, even under very fast switching conditions. Charge pumping [10], [11] 
will also be discussed in this section. 
The two-lump model for the MOS pass-transistor (Kuo, Dutton & Wooley, 1986, [7] & 
[17]), which is examined in section 2.5, also takes the diffusion mode of conduction into 
account, albeit in a somewhat cruder form than the distributed model. Nonetheless, it is a 
very useful model, as it manages to approximate the diffusion mode of conduction in a 
simple and easily understandable way. 
The case of the floating MOS pass-transistor, which is frequently encountered in switched 
capacitor circuits that rely on charge transfer, such as the SC integrator, was examined by 
Shieh, Patil and Sheu in 1987. They proposed the single-lump CLFf model for the floating 
MOS pass-transistor [20] that is reviewed in section 2.3. The model successfully 
rationalises the complex interactions between the clock fall-rate and the relative Source and 
Drain load impedances, i.e. the ratio between the capacitances attached to the pass-
transistors' Source and Drain terminals. Again, no diffusion mode of conduction or weak 
inversion contributions were taken into account. 
An example of a semi-empirical model for CLFf is included in section 2.7. The model 
discussed is the one for CLFf in the basic S&H circuit that was put forward by McQuigg 
in 1983 [15]. The model is simpler and computationally less demanding than the single-
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lump model. This is a very useful property for the simulation of large circuits where semi-
empirical models can help reduce simulation time considerably. An excellent match 
between the single-lump model and semi-empirical model can be achieved by carefully 
adjusting the semi-empirical models' curve fitting coefficients. 
A brief discussion of simulators and transistor models follows in section 2.8. The aim of 
which is to raise awareness to some of the shortcomings of common simulators and MOS 
models. 
Summary and conclusions complete this .review of CLFT theory. 
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2.1 Basic single-lump model. 
Sheu and Hu [6] presented an analytical model for the CLFf mechanism of the most basic 
switched capacitor circuit, the track-and-hold (T&H) amplifier with a single transistor 
switch and an ideal DC voltage source providing Vin (shown in Fig. 2-1). 
Fig. 2-1: Basic T&H amplifier Fig. 2-2: Single-lump model 
In their paper they identified three factors that contribute to CLFT: 
1. the mobile channel charge Q1nv· It is associated with the Gate oxide capacitance Cox· 
2. the charge on the overlap capacitances C01• 
3. a 'compensating' Drain to Source current, ic~s, flowing in the conductive channel. 
They also noted that turn-off consists of two distinct phases: 
In this phase the transistor is 'ON' and operates in the linear region. As the Gate 
voltage falls the channel gradually diminishes to the point where the Gate voltage 
reaches threshold (VG = Vs + VT), at which the channel disappears. During this period 
the mobile charges making up the channel (electrons in the case of a NMOS transistor) 
are driven out of both the Drain and Source ends giving rise to igct and igs· This results 
in the potential Vcts changing from the initial zero value and thereby causing a channel 
current ic~s to flow. This i c~s cancels igct to some extent, thereby reducing CLFT. 
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The transistor is 'OFF', however the Gate voltage still continues to fall until it reaches 
VL. During this phase only the overlap capacitance C01 will contribute to the CLFf; no 
conductive channel exists in Phase 2 therefore both C0 , and ids are 0. 
2.1.1 Analysis 
Assuming JdVddtJ » JdvctfdtJ (certainly true, since CLFf, i.e. ~vd, is small compared to 
~VG) and V0 to be a linear ramp function, starting to fall at t = 0 from VH towards VL at a 
rate U (Vo = VH- Ut), the differential equation for the single-lump model (Fig. 2-2) can be 
written as: 
C dvd . (c cox)u hdt=-ld,- o1+2 
Eqn. 2-1 
In the present form Eqn. 2-1 can not be solved for vd, because ids is an implicit function of 
Vct. Therefore a suitable expression, describing icts as an explicit function of Vct, need to be 
found. For this purpose Sheu and Hu adopted the Shichman & Hodges model (SPICE 
Level 1 model) of a MOSFET operating in the linear, or so called ohmic, region: 
Eqn. 2-2 
Under the condition that V ds = 0 and Vs is constant ( :. v5 = 0, hence Vds = Vct), Eqn. 2-2 
simplifies to: 
Eqn. 2-3 
We could have arrived at the same equation for icts by starting with RoN of the MOS switch 
(Eqn. 1-10). Applying Ohm's Law we find that the current in a MOS switch, is: 
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ids =~,where RaN = I 1 I and therefore id,= ~(vs,- VT) v d, 
RaN ~Vas- VT 
which is identical to Eqn. 2-3. 
2.1.1.1 Phase 1 
Inserting Eqn. 2-3 into Eqn. 2-1 and solving, gives the description for the time-domain 
behaviour of vd during Phase 1 of the turn-off. The derivation of Eqn. 2-4, listing the steps 
involved in transforming Eqn. 2-1 into Eqn. 2-4, can be found in the Appendix B. 
Eqn. 2-4 
The CLFf contribution of the first phase is simply vd(t) at the end of Phase I, i.e. where V a 
reaches threshold (V a= Vs+ VT). This is the case at t1 = VHTIU, consequently vd(t 1) gives 
the desired result. 
Eqn. 2-5 
where 
2.1.1.2 Phase 2 
For the whole of the second period both ids and Cox are assumed to be 0. Applying the same 
principles as before the expression for the CLFf of Phase 2 is obtained as: 
vd2 =- ~ol (Vs+ VT- VL) 
h 
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Eqn. 2-6 
Here the simplified denominator term Ch was used instead of the complete Col + Ch. The 
resulting error (an overestimation of CLFT) will be small, if Ch is much larger than Col· 
2.1.1.3 Total clock-feedthrough. 
The total CLFT is simply the sum of the Phase 1 and Phase 2 contributions: 
Eqn. 2-7 
A typical plot of CLFT for different signal voltages and fall rates is shown in Fig. 2-3 
below. The circuit parameters were: 
W = 4J..lm, L = 3.3J..lm, Lo = 0.35f..lm, Ch = 2pF, t0x = 70nm, Nsub = 5xl014cm-3, VTO = 0.6V, 
VH = 5V, VL = OV and J..lnC' ox = 25J.!NV2. 
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Fig. 2-3: The CLFT voltage as a function of the Gate voltage falling rate for four signal 
voltage levels. Fig. reproduced from [6]. 
The plot clearly shows the signal dependency and clock fall rate dependency of CLFT. 
Particularly interesting are clock fall rates between 107V/s and 109V/s, which correspond to 
fall times of between 500ns and 5ns. These show a strongly non-linear relationship 
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between signal voltage and CLFf, which suggests the presence of significant levels of 
harmonic distortion in the T &H output signal for these fall times. The plot also shows that 
CLFf can be much reduced by choosing very slow clock fall rates. 
2.1.1.4 Assumptions made in this analysis. 
Sheu and Hu based their analysis on the assumptions that: 
• the quasi-static approximation holds. 
• the charge sheet approximation is appropriate. 
• the MOSFET switch was of rectangular shape and uniformly doped. 
• second order effects such as: 
a) short and narrow channel effects, 
b) non-linearities of Cox and Col. 
c) charge pumping, 
d) parasitic inductances, resistances and capacitances (other than C 01), 
are negligible. 
• V in does not change during turn-off. 
• Vs = V in, when in effect Vs = V h· This means that the actual ids is somewhat larger than 
the one assumed in the model. The single-lump model should therefore overestimate 
CLFf. The error introduced by this simplification will however remain small as long as 
V os::: 0 and therefore Vin::: Vh holds. 
• at t = 0 the capacitor is fully charged, which means V ds(t = 0) = 0 and also ids(t = 0) = 0. 
• the source impedance Rs is 0. 
• Ch » Col and also Ch » Cox· 
• vds = 0 volts throughout the whole of Phase 1 of the turn-off. 
• V 0 is a linear ramp function falling at a constant rate U from V H to V L· 
• ldVo/dtl » ldv,y'dtl. 
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• the channel charge splits evenly between Source and Drain, i.e. half of it is associated 
with the Drain and the other half with the Source node. 
o the channel will disappear abruptly at the end of the Phase I of turn-off. Related to this 
are the assumptions that: 
a) sub-threshold mode of conduction is negligible (i.e. the diffusion component of ids is 
negligible). 
b) the weak inversion region contribution to CLFf is insignificant. 
• the MOSFET does not 'pinch off at one or both ends while still in strong inversion, i.e. 
does not enter into the saturation regime or the diffusion mode of conduction during 
turn-off. 
• back-gate bias V8s is constant (during turn-off) and VT is therefore constant. 
VT = VTO +y(J2r.pF- VBS -J2r.pF) 
• the charge-carrier mobility J.l. is constant. 
2.1.1.5 Limitations of the model. 
The restrictions imposed on the single-lump model by the assumptions made above mean, 
that it is only able to predict CLFf accurately for long channel devices driven with medium 
fast Gate transients, under the condition that CLFf remains small throughout the whole of 
Phase I of turn-off. The single-lump model is expected to somewhat overestimate CLFf, 
because of the simplification made that Vs= Vin, when it actually is Vs= Vin + vd(t). For 
fast transients charge pumping and channel transit time effects, and for slow switching 
weak inversion (sub-threshold mode) effects may also lessen the models accuracy. Some of 
the consequences of fast switching are discussed in sections 2.4 and 2.5; and the weak 
inversion channel charge contribution to CLFf, which becomes more prominent at slow 
turn-off, is discussed section 2.6. 
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2.2 Single-lump model extended to Rs * OQ. 
Sheu and Hu realised that the assumption of the signal source impedance Rs being OQ, 
made in the single-lump model (see section 2.1 & [6]) was quite unrealistic, particularly if 
the input signal to the switch is derived from an on-chip buffer. Such buffer amplifiers, if 
realised in MOS technology, typically have output impedances of several kQs or higher. 
Consequently, they extended their analysis of the basic T&H to include the case Rs -:f. OQ, 
[6]. 
The analytical solution for the case of non zero input resistance (Rs -:f. OQ) was found to be: 
Eqn. 2-8 
for which, apparently, no closed form solution exists. However, it can be seen that larger 
Rs will cause more CLFT. This can, at least partly, be overcome by shunting Rs with a 
capacitor of suitable size, because the capacitor provides the (high frequency) switching 
transients with a low impedance path to ground. The variable 1;. of Eqn. 2-8 is a dummy 
integration variable whose unit is time. 
Fig. 2-4 below (which was reproduced from [6]) clearly shows how providing a shunt 
capacitor at the input of the T &H circuit can dramatically reduce CLFT under moderate to 
high source impedance conditions. Circuit parameters were: 
w = 4jlm, L = 3.3jlm, Lo = 0.35jlm, eh= 2pF, tox = 70nm, Nsub = 5xl014cm-3, VTO = 0.6V, 
VH = SV, VL = OV, U = 1 V/ns and lloC' ox= 25j.l.NV2. 
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Fig. 2-4: Comparison of the analytic and computer simulated results of the error voltage as a 
function of source resistance. Computer simulated results with O.SpF and lpF capacitance in 
parallel with Rs are also shown. Reproduced from [ 6]. 
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2.3 Single-lump model for the floating pass-transistor. 
Shieh, Patil and Sheu [20] expanded the single-lump model from section 2.1 to 
accommodate the case of the floating pass-transistor (Fig. 2-5), which is frequently 
encountered in switched-capacitor circuits. 
Only the CLFf contribution of Phase 1 will be reported on in this section. The contribution 
of Phase 2 is given by Eqn. 2-6 of the single-lump model (paragraph 2.1.1.2). 
Several special cases for the circuit in Fig. 2-5 can be identified: 
Fig. 2-5: MOS switch with 
floating Drain and Source. 
• Cs = Co: 
~Qs = ~Qo because the conditions at both nodes are 
identical; :.~Vs= ~Vo. 
• Cs "# C0 and high fall rates of V a: 
~Qs = ~Q0. The short fall time allows for very little 
communication between Cs and C0 ; :.~Vs "# ~Vo 
due to Cs "# Co. 
• Cs "# C0 and low fall rates of V a: 
~Qs-:;; ~Q0 . A high level of charge sharing between Cs and C0 tends to make Vs= V0 . 
For Cs = C0 the channel charge distributes equally between the Source and Drain. 
Consequently, CLFT is the same for both nodes. This also occurs for fast switching. Here 
the channel disappears so quickly that there is not enough time for the conductive current 
(in the channel) to establish charge exchange between Cs and C0 . The channel charge will 
therefore be equally distributed between the two nodes and the CLFT voltage will depend 
solely on the size of the respective node capacitance. With very low fall rates the opposite 
is true. The charges on Cs and C0 can communicate easily, which tends to make Vs= V 0 . 
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For any other case the CLFf for each capacitor is found in much the same way as in 
section 2.1.1, i.e. by assigning half of the Gate charge to each capacitor modified by the 
charge exchange between the two. The charge exchange is due to the conductive current in 
the channel, which is a function of vds. 
Hence the CLFT on C0 (at the end of Phase 1) is found to be: 
Eqn. 2-9 
and the CLFT on Cs is: 
-1 
v,l =-
Cs 
Eqn. 2-10 
The total CLFT contribution again is found by adding the Phase 2 contribution, given by 
Eqn. 2-6 section 2.1.1.2, to Eqn. 2-9 or Eqn. 2-10, depending which node is of interest. 
36 
2.4 Distributed model. 
Turchetti, Mancini and Masetti [9] as well as Kuo, Dutton and Wooley [7], [17] pointed 
out that the single-lump model (described in section 2.1) was a quasi-static or steady-state 
model and therefore not suitable for describing high switching speeds. High switching 
speed was defined by Kuo et al. as the faJI time tr of the Gate voltage being less than ten 
times the carrier channel transit time, 'to, (tr < 10-r0), where the charge carrier channel transit 
time 'to is the average time it will take a channel charge to travel the full length of the 
channel. 
Lz 
-ro=----
J.!Vas,max 
where 
Eqn. 2-11 
Under these circumstances the results from the single-lump model are significantly in error, 
as the plots (Fig. 2-6 and Fig. 2-7) show. These, taken from [7], compare measurements of 
the basic S&H circuit (Fig. 2-1) to simulations for both fast and slow switching. 
Q.2 0.4 0.8 0.8 
TIME/FALL TIME 
1.0 
Fig. 2-6: Slow switching (tr = 900ns) [7]. Fig. 2-7: Fast switching (tr = 90ns) [7]. 
The test circuit had been manufactured in a 2J.!m process with the following parameters: 
2 ~ W = 100/Jm, L = 100/Jm, 1-l = 500cm N , t ox = 39nm, VTO = 0.5V, y = 0.3V , VT =IV, Vin = OV, 
Vs= -4V, +4V ~VG~ -4V, eh= 210pF 
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For slow switching all models give good representation of the measured (mea) behaviour. 
For fast switching the picture is different. Here the distributed model (dist) renders the 
circuit's behaviour faithfully, whereas the two-lump model, t.l. (which will be discussed in 
section 2.5), and single-lump model, s.l. (which was presented in section 2.1), are both in 
error. This is because the quasi-static approximation, on which both lumped models were 
based, is violated. Nevertheless, the two-lump model offers considerable improvement 
over the single-lump model, as explained in section 2.5. 
2.4.1 Model description. 
The equivalent distributed circuit model of the MOS pass-transistor developed by Kuo et 
al. does not suffer from the limitations imposed by the quasi-static approximation, because 
the distributed nature of the real device was taken into account, see Fig. 2-8. In fact, the 
model is nothing but a simplification of a distributed transistor consisting of N elementary 
MOS transistors of width W and length UN all of which are connected in series to imitate 
a single transistor of length, L, and width, W, where each elementary transistors' point of 
operation is determined by its very own terminal potentials and currents. 
The distributed model of Fig. 2-8 is arrived at, by assummg constant mobility, and 
neglecting recombination and impact ionisation in the inversion layer as well as weak 
inversion mode of operation and overlap capacitance. Here the channel is modelled as a 
series of non-linear voltage controlled resistors, R, each controlled by its individual Gate to 
Source voltage. The capacitors C = CoxfN represent the distributed Gate capacitance storing 
the channel charge and the diode J8 models the channel to substrate depletion region in 
series with the substrate resistivity R8 . 
It is through 1s and R8 that the charge pumping current flows to the substrate [10], [11]. 
Large values for R8 and high built-in voltage for 1s result in low levels of charge pumping. 
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Fig. 2-8: Equivalent distributed circuit model of the S&H amplifier (Fig. 2-1), without 
parasitics. 
For the general case of boundary and initial conditions, the partial differential equation 
characterising the model (see [7] eqn. (7)) can not be solved analytically, making numerical 
solution necessary. 
2.4.2 Description of the turn-off process. 
Fig. 2-9 and Fig. 2-10 are plots of the changes that take place in the charge distribution 
along the channel during turn-off. These were derived by Kuo, Dutton and Wooley [7] 
from calculations of the distributed model, that they undertook. 
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To turn the MOSFET off its Gate voltage, VG, must fall from the high level, VH, it was at 
during the sampling period, to the low level, V L, of the hold period. In the first period of 
turn-off the Gate voltage is above the threshold Vru = Vs + VT and the transistor is 
working in the linear region. In the case discussed with Vs= OV, VT = I V and VG falling 
from +4V to -4V at a constant rate, the Gate voltage reaches the threshold voltage at t = 
3/Str, where according to the single-lump model all the channel charge has been evacuated 
and the transistor enters the 'OFF' state. For slow switching this is very nearly the case 
with less than 10% of the original charge in the channel remaining (Fig. 2-9). However, for 
fast switching about a third of the original charge is still left. It was also observed that from 
t = 3/Str onwards the mobile charge at both ends of the channel is zero, implying that no 
conducting channel exists at these points. This signifies that pinch-off occurs at both ends 
of the channel effectively trapping the remaining channel charge. For the rest of the turn-
off period the transistor stays in this so called diffusion mode of conduction, with the 
channel pinched-off at both ends. 
In this mode the device resembles two back to back connected MOSFETs both operating in 
the saturation mode (where the centre point acts as a common Source node). The charge 
removal process is much slower compared to what it was when VG was above VT (and the 
transistor was operating in the linear mode). At the end of the time window (t = 7/Str) a 
significant amount of charge (more than 10%) is still left in the channel (Fig. 2-10), which 
must be removed completely before the MOS transistor finally settles into the 'OFF' state. 
Channel charge transfer onto the hold capacitor thus continues, until all the charge is 
evacuated; even after the Gate voltage transient has settled, at V L· 
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2.4.3 Observations and issues related to fast turn-off. 
2.4.3.1 Steady-state. 
The near parabolic charge distribution along the channel during fast switching, observed in 
Fig. 2-10, is a clear indication that steady-state conditions are violated. In steady-state the 
channel charge should, under the low Vos condition present, be evenly distributed along 
the channel, as indeed is the case for ten times slower switching (see Fig. 2-9). 
2.4.3.2 Fast switching and channel charge removal. 
The fastest removal of the mobile channel charge is through conduction (i.e. when the 
transistor is in the linear region of operation), which is while VG is falling towards Vrn. At 
VG = Vrn the charge removal becomes much slower because the MOSFET enters the 
diffusion mode of conduction in which it stays until all the mobile channel charge has 
disappeared. 
Therefore it would appear that fast switching can be defined as a condition where steady-
state conditions are violated i.e. where removal of 'free' channel charge through 
conduction can not keep up with generation caused by the collapse of the Gate voltage, 
which means that when the Gate voltage reaches threshold (VG= Vrn) a substantial amount 
of mobile charge is still left in the channel. Because of this we propose to define high speed 
switching in terms of the time tHT it takes the Gate voltage, VG, to fall from high, V H, to 
threshold, Vrn (i.e. the period of time over which removal of charge through conduction 
can take place), instead of the time tr it takes the Gate voltage to make the complete 
transition from high to low. 
Using the definitions for the characteristic carrier channel transit time, t0, under drift 
dominated conduction conditions and the average charge density in the channel, N(t), at 
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time t that were given in [21] and Eqn. 1-11 (from chapter 1.3.2) for the channel charge, 
Q;nv. we can derive such a definition. The relevant equations are repeated below: 
N(t) = N(O)__!Q_ 
t + t0 
2 . 
1tL Cox t - ---""-:-
0- 8j.t.qN(O) 
After some manipulation the following expression that defines fast switching in terms of 
tHT is arrived at: 
where Q% is the percentage of Q;nv that is deemed acceptable, if left in the channel at the 
point where the Gate voltage falls below threshold (where V a= Vs+ VT at which point V a 
has fallen by VHT). I.e. Q% is the percentage of Q;nv that may get trapped in the channel and 
potentially lost to substrate through charge pumping. For Q% « 100% the expression for tHT 
may be simplified to: 
Eqn. 2-12 
This relation is identical to the one given at the start of section 2.4, i.e. tr < IO-r0, for Q% = 
10% and VHT = (VH- VL)3/8 for which tHT < 30-ro/8. 
Using tHT = VHT/U the following definition of fast switching in terms of clock fall-rate, U, 
is found: 
Eqn. 2-13 
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2.4.3.3 CLFT under fast turn-off conditions. 
Turchetti, Mancini and Masetti presented a non-quasi-static (NQS) MOSFET model for 
SPICE which they subsequently used to simulate CLFf in S&H circuits under fast turn-off 
conditions [9]. Their NQS model was in good agreement with predictions from numerical 
analysis and the distributed model. Comparison to the single-lump model showed marked 
differences, particularly at fast turn-off. 
Plots comparing these NQS simulation results for the basic S&H circuit of Fig. 2-1 to 
CLFT predictions made by the single-lump model (section 2.1) are reproduced below. The 
error voltage plotted, was evaluated at the end of the clock ramp. 
Design parameters for the circuit were: 
W = 4J.tm, Lc1rawn = 3.3Jlm, t0 x = 70nm the gate capacitance Ca was thus Ca = CPT = 6.51fF, 
L 0 = 0.35J..1.m, VTO = 0.6V, Jln = 507cm2Ns, Nsub = 5x 1014cm-3; and clock high and low 
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Fig. 2-11: CLFf error at the end of the clock ramp against clock fall-rate with signal voltage 
as parameter, Cb = 2pF = 307CPT. Plot reproduced from [9]. 
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Fig. 2-12: CLFT error at the end of the clock ramp against tr/'to ratio with Ch =CL as 
parameter, Vs= OV & 'to= 30.3ps. Plot reproduced from [9]. 
These plots clearly show that the single-lump model overestimates the CLFT error when 
evaluated at the end of the clock ramp, even at relatively slow switching speeds. At higher 
clock fall-rates the difference between the NQS simulations and the single-lump model 
becomes even more pronounced. 
Of these differences, the peaking of the NQS si mutations derived error voltage at tr::::: lO'to, 
and subsequent reduction in the error voltage for clock fall times shorter than 
approximately 10'!0, (see Fig. 2-12) can be explained by the release of the trapped inversion 
layer charges not having been completed at the point where the error voltage was evaluated 
for these plots, namely at the end of the clock ramp. The single-lump model, being a quasi-
static model, can not account for such a delayed release of inversion-layer charges and will 
therefore overestimate the error voltage at the end of the clock ramp. The expectation is 
that if CLFT had been evaluated at a fixed time after the strut of the clock ramp (e.g. at the 
end of the clock low period), rather than at the end of the clock ramp, the NQS model 
would have shown saturation of CLFT at fast fall-times , just like the single-lump model 
did, albeit at a somewhat lower level. 
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The markedly lower CLFf levels predicted by the NQS simulations, even at low CLFf 
levels and relatively slow switching speeds (see Fig. 2-11), arise mainly from differences in 
the way these two approaches evaluate the channel charge in the pass-transistor during 
turn-off, and from differences in the side of the MOS switch the transistor's Source 
terminal is assigned to. In the single-lump model the Source terminal was assigned to the 
signal source side, whereas the NQS simulation will assign the MOSFET Source terminal 
correctly to the hold capacitor side. The effect of this is that the single-lump model will 
assume a smaller 'compensating' channel current ids for the same vds across the switch and 
will also assume a faster collapse of the pass-transistor's V os and consequently an earlier 
turning off of the switch. NQS simulations also take the sub-threshold mode of conduction 
and channel charge inertia into consideration. The combined effect is that NQS simulations 
predict lower levels of CLFf than the single-lump model. 
2.4.3.4 Charge pumping. 
During turn-off part of the channel charge may flow to the substrate [ 10], [11], [22] & [21]. 
Wegman, et al. [11] found that the amount of channel charge flowing to the substrate 
Qinj.Butk was linked to the clock fall-time, tr, the carrier channel transit time, t 0, (defined in 
Eqn. 2-11) and to how close the pass-transistor's Gate voltage, V0 , came to its flat-band 
voltage, Vp8 (see Fig. 2-13 below). 
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Fig. 2-13: Measured total charge injected Q;nj at Drain and Source as a function of the clock 
low voltage (V L = V GOFF ), reproduced from [11 ]. 
Measurements had been undertaken on a NMOS floating pass-transistor circuit with: W = 840Jlm, 
L = 42Jlm, : . 'to= 9.5ns, Q inv = 54pC and VT = 0.5V. Clock voltage levels were VH = 5V, VL = 
V cow and three different clock fall times tr were considered: a) tr = 0.63-ro, b) tr = 2.4-ro and c) tr = 
42-ro. 
They found that virtually none of the channel charge flowed to Bulk if tr was much longer 
than -r0 . As tr approached 'to the amount of channel charge diverted to the Bulk became 
noticeable if the low voltage of the clock, V L. fell below the substrate voltage. Qinj.Buik 
reached a maximum for V L ~ V FB· For tr < 'to the loss of channel charge to the substrate was 
even more marked, see graph a) of Fig. 2-13. This progressive increase in Qinj,Bulk as VL 
approaches V FB can be understood if we consider that, under such fast switching 
conditions, a significant amount of inversion-layer charge becomes trapped in the channel. 
Once cut off from the Source and Drain these charges remain effectively trapped in the 
channel through the Gate oxide on the one side and the depletion region that isolates them 
from the substrate on the other side. As long as this depletion region remains intact most of 
the trapped charges will be released through the diffusion mode of conduction to the 
transistor's Source and Drain (see section 2.4.2) and only few will escape to the substrate. 
However, if this barrier should disappear, the trapped charges would be free flow to the 
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substrate instead; and this is exactly what happens when VG reaches VFB- the depletion 
region that isolated the trapped charges from the substrate disappears. The thinning of the 
depletion region (and consequential decrease in its isolation properties) is, of course, a 
gradual process, which explains the gradual increase in Qinj.Bulk as VL approaches VFB. 
Manufacturing circuits on a weakly doped substrate, and application of the substrate bias 
via back side contacts only, can also help reduce charge pumping. Kuo et al. [7] found that 
for their test circuits no more than 5% of the channel charge flowed to substrate (substrate 
resistivity was 2kQm and substrate thickness was 400jlm); which, as the Gate voltage of 
their test circuits never fell below V8 , is in line with the observations made in [11]. To 
prevent latch-up most CMOS circuit layouts will, however, have front side substrate 
contacts placed near transistors, and will often be manufactured on epi substrate (a low 
resistivity substrate). Under these low resistivity substrate conditions, higher levels of 
charge pumping could be expected, especially with large devices [21] and for signal 
voltages close to the substrate voltage. 
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2.5 Two-lump model. 
Kuo, Dutton and Wooley [7], [17] synthesised the two-lump model (Fig. 2-14) for the basic 
S&H circuit (Fig. 2-1) from the single-lump model (section 2.1) and their distributed 
model (discussed in the previous section). This model offers improved precision over the 
single-lump model because it takes trapping of the channel charge and the resulting 
diffusion mode of conduction into account. However, it is not quite as precise as the 
distributed model. But it is also computationally less demanding. 
Fig. 2-14: Two-lump model of the 
S&H circuit (Fig. 2-1), without 
parasitics. 
The equations for the two transport currents are: 
I = IJ.Co,W V- o_,+ s ' ( V V 
T.r ( 1- p )L G 2 VT) (vo.r- vs) 
Eqn. 2-15 
and the three lumped capacitances are given by: 
c =CO, 
I 2p 
c =CO, 
c 2 
c = CO, 
' 2(1- p) 
The model was found to be the least in error for a channel partitioning factor of p = 0.5. 
The main difference between the single- and the two-lump model is that the latter was 
amended with an additional capacitance Cc at the centre, thus splitting the conducting 
channel in two. This creates a centre node that can simulate charge trapping. This node also 
acts as Source for both sections of the model with the potential difference across Cc being 
Ye= Vas- VT. Thus, it becomes obvious, that the two-lump model will not enter the 'OFF' 
state unless Cc is fully discharged i.e. V c = 0. In contrast, the single-lump model will cut-
off as soon as V0 = V0 + VT. The implications of this are clearly visible in Fig. 2-7, where 
the two-lump model continues to contribute to CLFT after V 0 reached threshold, and the 
single-lump model stops altogether. 
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2.5.1 Modes of operation. 
For the two-lump model (Fig. 2-14), three regions of operation for each of the two lumped 
elements can be identified. In order to simplify the analysis V01 = V0 , was assumed, 
leaving both lumped elements to work in the same mode of operation. The regions of 
operation, in the order they are passed through during turn-off, are: 
1. Vas 2: VT and V os~ Vas- VT; i.e. Ye 2:0 and V os~ Ye (ohmic region): 
The MOSFET is in the linear mode of conduction and the transport currents ITr and In 
are found from Eqn. 2-14 and Eqn. 2-15. Accordingly the two-lump model stays in the 
linear mode of operation until V as has fallen below VT, which can be considerable time 
after V a - V o has fallen below V T (see Fig. 2-7). 
2. Vas 2: VT and V os> Vas- VT; i.e. Ye 2:0 and V os~ Ye (diffusion mode): 
In the diffusion mode of conduction the device acts like two cascaded transistors each 
working in saturation (see Fig. 2-14) with the centre node still acting as Source. This 
mode is governed by the following two (saturation mode) equations 
IT.I =!.!~;:(VG- Vs- vS [ 1 + t..(vo.l- vs)] 
IT.r = ~~~x~L (VGS- vs- vS [1+/..(vo.r- vs)] 
Eqn. 2-16 
Eqn. 2-17 
Charge removal from Cc is much slower now than in the previous phase. The model 
stays in the diffusion mode until Cc is completely discharged, i.e. V as = VT. In their 
calculations Kuo et al neglected this mode entirely [17]. Instead they assumed that both 
sections were in the linear mode whilst V c was greater than zero. 
3. Vas< VT, Qe = 0: 
Under these conditions all the mobile channel charge is evacuated and the transistor is 
turned off completely. No transport current flows. 
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2.5.2 Discussion of the model. 
Kuo et al neglected overlap capacitance and charge pumping. This they could do safely 
because in their experiments large transistors, built on a highly resistive substrate, were 
used. Also, they did not take the diffusion mode into account. Instead Eqn. 2-14 and Eqn. 
2-15, both identical to the SPICE Level 1 model for the Drain current in the linear region, 
were used to model the respective transport current components throughout the whole of 
turn-off. Smaller transistors may require that these effects are taken into account. 
The two-lump model's channel partitioning factor, p, was arrived at by comparing results 
to the distributed model. It was found that p = 0.5 gave the best agreement between both 
models, thus C1 = C, = 14Cox and Cc= Y2Cox were found to work best [17]. 
2.5.2.1 Advantages. 
The two-lump model approximates the transient behaviour of the pass-transistor more 
accurately than the single-lump model, because it can recreate the trapping of inversion 
layer charges, with the resulting prolonged flow of h 1 and ITr (both may continue to flow 
for V a < V0 + VT). Asymmetrical behaviour of non-rectangular shaped and non-uniformly 
doped MOSFETs (see chapter 5.3 for a description of these devices and their impact on 
CLFf) can also be modelled much more readily. Also, the two-lump model is 
computationally less demanding than the distributed model, particularly if the diffusion 
mode of conduction is not taken into account, as proposed by Kuo et al [17]. 
2.5.2.2 Disadvantages. 
The two-lump model does not represent the fast transient behaviour of the MOS switch as 
well as the distributed model; and even though the model is quite simple, its equations can 
still only be solved numerically. 
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2.6 Weak inversion channel charge contribution to CLFT. 
Chen et al. [12], [13] reported on the observation of a third, previously unaccounted for, 
CLFT component which they attributed to channel charges in weak inversion. Their 
observation lead to the development of a new, extended single-lump model for CLFT by 
Gu and Chen [14], which could account for the newly observed weak inversion channel 
charge contribution to CLFT. This model was an extension of the single-lump model of 
Sheu and Hu [6] (reported on in section 2.1) which took only two charge injection 
components into account; namely Q 1, due to the Gate charge in the strong inversion region, 
and Q2, solely due to the overlap capacitance. The new model was verified by mixed-mode 
simulations and measurements on actual silicon. 
2.6.1 Transistor turn-off & identification of the weak inversion CLFT component. 
At t1 (see Fig. 2-15) the Gate signal 
-----"' VG starts to fall from V H towards V L· 
-. 
During this first period of switch-off 
>
0 the transistor M1 is 'on' and the 
o~.&..J.+..LZI=u....&..&...L.I..Iojoi..&..L.L...&..Io...U...a..u...&...l...lu...~..<~ol....l,..lo.J 1·91 
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lmt2J time,ns -- lo 
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Simulated V.(t) and ID(t) waveforms 
L = 411'11, W = 25~JII~, CH= I pF, t1 = 600ns, V"= 2V 
Fig. 2-15: The three charge injection 
components, reproduced from ref. [12]. 
channel is assumed to be in strong 
inversion. The part of the channel 
charge transferred to the hold 
capacitor eh during this phase, shown 
as Qa of Fig. 2-15, is identical with Q1 
of the single-lump model. 
At t2 the threshold voltage VT is reached and M1 enters Phase 2 of the turn-off, which 
finishes at t3 where VG reaches V L· For the single-lump model the assumption was that the 
channel was fully depleted after t2, and that no current could flow from Drain to Source, 
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since the transistor was 'off. The Phase 2 contribution Q2 could therefore only be due to 
C01 , which implied that the current 10 had to be constant throughout Phase 2 (since VG was 
assumed to fall at a constant rate) and Qb = 0. This is clearly not the case, else 10 would 
have to fall instantaneously from the peak at t2 to a constant level maintained until the end 
of turn-off is reached. Chen et al. reasoned that this discrepancy between observations and 
the single-lump model (Qb -:t. 0) was the manifestation of a weak inversion effect. 
2.6.2 Modelling of the weak inversion channel charge contribution to CLFT. 
In [14] Gu and Chen proposed a quantitative analytical model for CLFf which could 
explain this weak inversion contribution to CLFf. They arrived at their model by adding a 
weak inversion CLFf component to the lumped-model of Sheu & Hu [6], which was 
discussed in section 2.1. This extended lumped-model for CLFf was shown to be in 
excellent agreement with mixed-mode simulations and measurements performed on S&H 
integrated in a 1.2~-tm CMOS process. 
The extended lumped-model states that CLFf arises from three distinct charge components 
being transferred to the hold capacitor while the MOS transistor switch (in the S&H) is 
being turned off: 
Here the charge components Q. and Qc correspond to the lumped-model's Phase I and 
Phase 2 contributions to CLFf, discussed in sections 2.1.1.1 and 2.1.1.2 respectively, and 
Qb is the additional weak inversion contribution, for which Gu and Chen [14] proposed the 
following expression: 
Eqn. 2-18 
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Gu and Chen arrived at this expression by assuming that the amount of channel charge 
responsible for Qb could be evaluated singly at the transition between Phase 1 and Phase 2 
of the transistor turn-off (which corresponds to t2 in Fig. 2-15); or in other words at the 
point where the transistor leaves the strong inversion regime. Half of this channel charge 
would then flow to the Source and the other half to the Drain, giving rise to Qb. 
For the above assumption to hold the Drain to Source current ids in the device must be 0 
after t2. This view is compatible with the single-lump model where the transistor was 
considered in the 'off-state', i.e. ids = 0, after t2 (see section 2.1), and therefore allows 
seamless expansion of the single-lump model with Eqn. 2-18. 
Two-dimensional device simulations and mixed-mode simulations supported the validity 
of this assumption. They showed that Drain and Source currents were identical after t2, 
implying that no Drain to Source current was flowing in the MOSFET after t2 (see Fig. 2-
16, where 10 is the same size as Is after t2). 
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Fig. 2-16: Simulated Drain and Source currents for Vin = 2V, L = 2JJ.m and tr = SOOns; [14]. 
These simulations also gave evidence that loss of channel charges through recombination 
of channel electrons with substrate holes was negligible (the recombination current had a 
value of about 0.1nA). All of which leads to the conclusion that Qb can indeed be 
determined by evaluating the amount of channel charge remaining in the device at t2. 
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To evaluate the amount of channel charge remaining in the device at t2 Gu and Chen 
assumed that the depletion region under the Gate of the MOS transistor could be modelled 
by splitting into three distinct regions: a Gate modulation region and the Source and Drain 
modulation regions & (see Fig. 2-17 below). 
Source Depletion Region Drain Depletion Region 
I t I 0 L/2 X 
L/2- LlL 
Fig. 2-17: Cross-section of the MOSFET in weak inversion. 
Here the Gate modulation region is assumed to be a region of uniform density of channel 
charge carriers under the Gate of the MOSFET; and the Source and Drain modulation 
regions & , are the regions in which the charge density increases from the low level in the 
Gate modulation region to the high levels seen in the Drain and Source implants. These 
Source and Drain modulation regions & were assumed virtually identical and symmetrical 
about the mid-channel point of the transistor, which seems reasonable since both the Drain 
and Source voltages differ only by a relatively small amount, the CLFT. 
Evidence for symmetrical channel charge distribution was produced by simulations that 
showed how surface electron density along the channel changed with time during turn-off. 
The example given in Fig. 2-18, clearly shows symmetrical charge distribution in the 
channel during Phase 2 of the transistor turn-off. 
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Fig. 2-18: Simulated surface electron density distribution after t2 for Vin = 2V, L = SJ..lm and tr 
= SOOns; reproduced from [14]. 
Gu and Chen asserted that, because of NA « N0 , the length LlL of the surface depletion 
region at the Drain could be described using the abrupt depletion approximation (i .e. 
assuming a one-sided junction): 
Eqn. 2-19 
Here Vbi was the built-in potential of the depletion region LlL; and <!>so the surface potentjal 
in the Gate modulation region (see Fig. 2-17) was expressed as: 
Eqn. 2-20 
Here k8 is the notation chosen for the Boltzmann constant. 
Channel charge density Q~, the other factor affecting Eqn. 2-18, was worked out as follows: 
n; -~ 21n(&) ] 
Eqn. 2-21 
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Since abrupt depletion approximation had been used for modelling the Drain depletion 
region, the surface potential, <!>s. along the channel could simply be expressed by piecewise 
linear approximation: 
( )
2 qNA L 
<l>so+-- x--+& 
2Esi 2 
L .o~x~--& 
2 
L L '--L\L~ X~-
2 2 
Eqn. 2-22 
This description of <l>s is continuous along the channel and also differentially continuous at 
the point of transition, x, between the Gate modulation region and the Drain depletion 
region (x = U2 - &). 
Simulations of <l>s were shown to be in good agreement with Eqn. 2-22. An example plot for 
<l>s at tz, reproduced in Fig. 2-19, shows that the surface potential in the Gate modulation 
region is fairly constant, as required by the first line of Eqn. 2-22. It also shows, in 
accordance with the second line of Eqn. 2-22, <l>s rising rapidly from <!>so to the Drain 
potential. 
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Fig. 2-19: Simulated surface potential and electron quasi-Fermi level for V;n = 2V, L = S~m 
and tr = SOOns; reproduced from [14]. 
A system of equations has now been established that allows evaluation of the amount of 
channel charge left in the MOS device at t2. All that is left to do to find Q b (as expressed in 
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Eqn. 2-18) is to integrate the channel charge from mid-channel to the edge of the Drain (i.e. 
from 0 to U2 in Fig. 2-17). 
2.6.3 Comparison of the proposed model to measurements and simulations. 
Gu and Chen [14] performed mixed-mode simulations using the two-dimensional device 
simulation program MEDICI, which supported the attribution of Qb to channel charges in 
weak inversion. These simulations indicated that the charge components Q, and Qc were 
modelled correctly by the analytical equations of Sheu & Hu's single-lump model ([6] & 
section 2.1 ). Accordingly: 
Q, = VdJ eh (from Eqn. 2-S) and Qc = vd2 eh (from Eqn. 2-6). 
Measurements performed on three basic T&H amplifiers similar to one shown in Fig. 2-l 
were also reported in [14]. These circuits were integrated in a 1.2!-lm twin-well 
double-metal double-poly CMOS process, having drawn Gate lengths of 2!-lm, 41-lm and 
S!lm, respectively. Other circuit parameters were: 
w = 2S!lm, lox = 2Snm, Col= 7.76fF, NA = 6.0xl0 16cm"3, VFB = -O.SV, Vs= OV, eh= lpF, 
2V~Vin~ IV, VH=SV, VL=OV, VH~Va~VL. 
The turn-off transients (on V a) were linear ramps with fall times between SOns and S11s. 
For the fall rates studied Qb contributions of between 30% (tr = S!ls) and 10% (tr = SOns) of 
CLFT were reported for the 2S!lmXS!lm device with V in= l V. This was in good agreement 
with both measurements and the proposed model. 
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2.6.4 Summary and brief analysis of the weak inversion contribution to CLFT. 
If Eqn. 2-18 is rewritten, such that its terms are separated according to the part of the 
transistor from which they arise the expression for Qb is found as: 
Eqn. 2-23 
Here, the first term is directly proportional to the size of the Gate modulation region, i.e. to 
both length and width of the transistor; and the second term is proportional to the size of 
the Drain depletion region, i.e. proportional to the width of the device but independent of 
its length. It is interesting to note that there are no circuit related terms, like clock fall-time 
or hold capacitance, to be found in Eqn. 2-23, which means that Qb is independent of these. 
Qb is, however, a function of the transistors channel charge density Q1 (Eqn. 2-21), which 
increases with V;n [14]. As a result Qb will also increase with V;n. If we take, for example, 
the 2SflmXSflm device of section 2.6.3, we find that Qb will increase from"' 9fC to"' 12fC 
if Y;n is increased from IV to 2V [14]. This means that the weak inversion contribution to 
CLFr will be biggest for slow turn-off transients and high signal voltages, where relative 
size of the Col contribution to CLFr will also be highest. 
The switching speeds encountered in today's mixed-signal designs are about a factor of 
1000 faster (tr is commonly in the range of SOps to Sns) than the ones used in the study of 
the weak inversion effect (where tr was between SOns and Sfls). With so much faster 
switching one would expect the weak inversion contribution to CLFr to make up a 
significantly smaller percentage of the total CLFr error than the 10% to 30% reported. 
Since we know that under fast switching conditions approximately 50% of the channel 
charge will be diverted to the hold capacitor, we can attempt to estimate what proportion of 
CLFr will be due to Qb under fast switching conditions. If we take the 2SflmXSflm device 
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from the example above we know that Qb "" 9fC for V;0 = I V. Using the transistor 
parameters given in section 2.6.3 we find that the error charge on the hold capacitor is 
approximately 270fC at V;n = I v·, meaning that for this device Qb should be"" 3.3% of the 
total CLFf at I V, under fast switching conditions. 
• Cox= 157.lfF. Co1 = 7.76fF Vfl = 5V, VL =QV and Vm = 2.05V at V;n =IV 
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2.7 Semi-empirical model for CLFT. 
A different approach, to those mentioned previously, was taken by David MacQuigg [ 15]. 
He developed a semi-empirical model for the basic track-and-hold amplifier (Fig. 2-l). His 
goal was to find a simple, computationally efficient, equation for the residual charge left on 
the hold capacitor at the end of the turn-off period, i.e. for CLFf. 
2.7.1 Model description. 
MacQuigg started with a simple 
circuit model, almost identical to the 
1" 
VAE I single-lump model (see Fig. 2-2); 
vs+ VT . L . i- . 
only, he assumed an idealised 
transistor switch with RDs = OQ in 
the sampling period. This led him to 
Fig. 2-20: Turn-off transient of the Gate voltage. 
identify three regions in the transition 
from sample to hold mode (see Fig. 
2-20). Each region was defined in terms of the net amount of error charge it contributed to 
CLFf. The first region was contributing zero, the second had net contributions from both 
channel charge and overlap capacitance, and in the third only the overlap capacitance 
contributed. This defined the three regions of the model as follows: 
RDs = 0, CaD+ C 01 contribute :. Q 1 = 0; no contribution because of RDs = 0. 
2. VAE+Vs+VT2':Va>Vs+VT 
RDs = 00, CaD+ Col contribute :. Q2 = (Col + CaD) V AE 
RDs = oo, only Col contributes :.Q3 = C0 1 (Vs+ VT- VL) 
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We see immediately that the third region's contribution is identical to the Phase 2 
contribution of the single-lump model (Eqn. 2-6). For the calculation of V AE (which is the 
only signal dependent term in the second regions contribution) MacQuigg proposed the 
following equation: 
Thus we arrive at the final expression for CLFT: 
Eqn. 2-25 
V AE can be adjusted with the coefficients a and b to provide best fit between calculated and 
observed CLFT. The coefficient 'a' is included for sub-threshold conduction (a large value 
for 'a' means a lesser influence, i.e. CLFT reaches maximum for lower fall rates). For high 
fall rates V AE must approach VHT (an increase in Q2 is expected since there is less time for 
the compensating current to flow, thus V AE must increase.). This was accounted for by 
giving the expression for V AE (Eqn. 2-24) the general form of: 
VAE = VHT V(aU) 
VHT + V(aU) 
We can now see that V AE approaches VHT for large U (i.e. for V(aU) » VHT). 
The factor 'b' of Eqn. 2-24 adjusts the gradient of this transition. MacQuigg suggested a= 
1 and b = 3 for adequate fit. The fall rate of the clock U = dV ddt was assumed constant, 
but need not be. 
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2.7.2 Comparison with the single-lump model. 
A comparison between Sheu & Hu's single-lump model (section 2.1) and MacQuigg's 
semi-empirical model, shows how well the latter can perform. The difference between the 
two, taking the single-lump model as reference, is plotted over the absolute fall rate of the 
Gate voltage (see Fig. 2-21 below). This difference was worked out as follows: 
difference= y(x) = (CLFTshcu(x)- CLFTMcQuigg(x))*lOO% I CLFTsheu(x) 
fall rate of the gate vollagc (V /s) 
Fig. 2-21: Comparison between the single-lump model and the semi-empirical model. 
Here the parameters common to both models were: 
eh= lpF, Col= 0.69fF, Co, = 6.5fF, 13 = 30~S. VT = 2V, vfl = SV, VL = ov therefore VHT = 3V; 
and the curve fitting coefficients for the semi-empirical model were: a = 1.66 and b= 2.69. 
With these coefficients, excellent agreement between both models was achieved. The 
difference was less than 3% for C01 = 0, and even smaller if the overlap capacitance C01 was 
taken into account. If the two models were compared to real circuit behaviour the 
semi-empirical model may render it better, since it can be adjusted to match observations. 
For fast switching, for example, the single-lump model may be considerably in error (see 
section 2.5); this need not be the case for the semi-empirical model which can be made to 
fit. For very large U both models will yield the same results. 
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2.8 Use of simulators for estimating CLFT. 
Most simulators will estimate CLFf implicitly when performing a transient analysis on a 
S&H circuit, or indeed on any SC circuit. The only prerequisite for this is that the simulator 
includes the reduction in channel charge and the transport current in the MOS pass-
transistor switch during turn-off in its models. Whether a simulator will also account for 
the non-linearities in CLFf correctly, depends to a large extend on how the dynamics of a 
clocked circuit are evaluated, and whether higher-order effects such as, for example, the 
non-linear voltage-dependency of junction capacitances or the body effect in MOS 
transistors were included in the models [23]. 
The type of simulator employed gives some indication about its capabilities. Most analog 
simulator packages will fall into one of three categories: 
1. Two and three dimensional device simulators. 
2. Circuit simulators like SPICE and Spectre. 
3. Simulators using semi-empirical and empirical models. 
Generally speaking, simulators further down the list take fewer boundary conditions into 
account and make more assumptions and simplifications in the modelling process. 
Conversely, computational efficiency tends to increase. This is a very desirable property for 
computer simulation of large circuits, where the use of empirical models can lead to 
considerable savings in simulation time. 
Empirical models are, however, very dependent on the quality of the dataset they were 
made to fit and can be seriously in error if any parameter falls outside the region over 
which the model was validated. This is a major disadvantage of empirical models, and one 
that should be kept in mind when using them. It stems from the way in which empirical 
models are built. They use mathematical curve fitting functions to approximate the 
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behaviour observed in the original dataset. Often, no attempt is made at finding a synthesis 
between device physics and the model. The result is that empirical models can be severely 
in error if used outside the region of validation; occasionally, they may even fail within 
these boundaries. 
At the other extreme of the spectrum are the physics based numerical analysis packages, 
the two and three dimensional simulators, whose results are valid under all operating 
conditions. However, these can be difficult and time consuming to set up, due to the large 
number of parameters involved. Often, circuit designers will not have access to all the 
process information required to set up these simulations. Another disadvantage of two and 
three dimensional simulations is that these require much computer time. However, their big 
advantage is, that they can offer deep insights into the actual dynamics of transistor turn-off 
and CLFf, see section 2.6. 
Circuit simulators are the design engineers main tool for verifying circuit performance. The 
models that these employ are often based on the same device level equations, or more 
advanced and evolved versions of these, than the analytical CLFf models (presented earlier 
in this chapter) were based upon. The results from simulators that employ such physics 
based models (i.e. all device simulators and most circuit simulators) should therefore 
exhibit at least the same level of accuracy as the analytical CLFf models. Normally, one 
would expect better accuracy from simulators, as their models include more parasitics and 
higher order effects than were considered in the, simpler, analytical models [6], [24] and 
[25]. 
A significant advantage of physics based simulators and models over empirical ones is that 
physics based models yield qualitatively correct results as long as the underlying physical 
models are valid and correct and the assumptions made are not violated too badly. Physics 
based models can, to some degree, even be used for making predictions about circuit 
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behaviour outside the solution space for which they were intended; as a physics based 
model will normally show only a gradual deterioration in accuracy, where empirical 
models may fail catastrophically. The diffusion mode of conduction (discussed in section 
2.4) is an example of how a violation in one of these assumptions, namely a break down of 
the quasi-static approximation under very fast switching conditions [1), can affect the 
validity of physics based models, and that of physics based circuit simulators. 
A feature of many modem circuit simulators is that they employ specialised models for a 
MOSFET's different modes of operation. SPICE and its derivatives, for example, employ 
separate model equations to cover the MOS transistor's strong inversion and weak 
inversion regions (the weak inversion region is also known as sub-threshold region). If a 
transistor passes from one mode of operation to another these simulators will have to 
perform model switching. This can lead to discontinuities at the point of transition between 
the two modes. Modem transistor models like BSIM3 eliminate these discontinuities by 
incorporating mathematical smoothing functions and curve fitting parameters in the model 
[26]. The downside of this mathematical 'wizardry' is that the BSIM3 model is something 
of a hybrid. It is based on device physics, but also contains curve fitting parameters similar 
to the ones employed in the empirical models. This means that a BSIM3 based transistor 
model could potentially exhibit some of the 'quirks' of the empirical models (the interested 
reader may wish to consult [26] for a detailed treatment of these modelling issues). 
Absolute accuracy of any model or simulation result is subject to both processing spread, 
and random/statistical variations of the actual manufacturing process [27], [28] and [29]. 
Manufacturing tolerances for many parameters (such as oxide thickness, threshold voltage, 
sheet resistance) are often in the region of between 5% and 40%. Because of these large 
variations in process parameters only estimates for the typical value, and perhaps the 
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absolute limits of a circuit's expected CLFf error can realistically be expected from 
calculations and simulations. 
Despite all these limitations, most (physics based) circuit simulators will give reasonably 
accurate results. Circuit simulators should also provide more accurate results than the 
analytical models, since they will generally take a greater number of circuit parameters and 
parasitics into account. Most IC design suites will also allow extracted or back-annotated 
simulation of the laid out circuit. Such an extracted simulation will typically incorporate 
estimates of the layout specific parasitic interconnect capacitances, and possibly the metal 
interconnect, contact and via resistances. 
All these factors make circuit simulators an indispensable tool for design and verification 
of MOS integrated circuits. It also means that results from simulations (particularly 
extracted simulations) will almost certainly be more accurate than the results gleaned from 
the analytical models (this view was supported by results from the test chip, discussed in 
chapter 7, which showed that simulations generally reproduced circuit behaviour more 
faithfully than the analytical models). However, analytical models do offer valuable 
insights into the underlying mechanisms that govern a circuits' behaviour, and aid 
understanding of the circuit. They reveal a circuit's limitations much more readily than 
simulations and are very useful for developing optimisation strategies and establishing the 
likely trade-offs that may have to be made. 
The interested reader may wish to consult references [3], [4] for further reading on 
semiconductor physics, references [26] and [1] on device modelling and reference [30] on 
the SPICE and Spectre circuit simulators. SPICE Level 1 and Level 2 models are explained 
in more detail in references [5] and [31]. 
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2.9 Summary of CLFT modelling and theory. 
The preceding overview of CLFT theory showed that a S&H circuit's transfer 
characteristic, and its noise and distortion levels, are affected by CLFT. It was found that 
CLFf adds a non-linearly signal dependent offset component to the sampled signal. 
The pass-transistor's Gate-overlap capacitance, C0 " and inversion layer charge, Q;nv, were 
identified as the two main sources of charge that are driving CLFf. Of these the C01 charge 
is directly proportional to V;n, whereas Q;nv is a non-linear function of the pass-transistor's 
Source voltage (see chapter 1.3.2). A further component, the Drain to Source current, ids, of 
the pass-transistor was found to be of great importance, too. This transport current, ids. only 
flows during Phase 1 of the turn-off, i.e. while the transistor has not entered the cutoff 
region (while V as~ VT). It enables communication between the pass-transistor's Drain and 
Source terminals and strives to equalise the transistor's Drain and Source potentials. 
Dynamic interaction between these three components governs the redistribution of the 
pass-transistor's Gate charge to its Drain and Source terminals (see section 2.1) during the 
Phase 1 of the turn-off. It was found that this charge redistribution process is strongly 
dependent on the actual clock dynamics (clock fall-rate, clock high and clock low 
voltages), the signal voltage, the dimensions of the MOSFET and the dynamics of the 
apparent load impedances that are connected to the pass-transistor's Source and Drain 
terminals [32], [33]. These interactions are complicated by the fact that during turn-off the 
MOS transistor switch is driven through all modes of operation, and that in each of these 
modes the transport current is governed by different mechanisms (and therefore model 
equations). 
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2.9.1 The two phases of pass-transistor turn-off. 
The preceding overview of CLFf theory has shown that two major phases to the pass-
transistor turn-off that can be identified. The first phase (Phase 1) is entered when the turn-
off transient is initiated by the Gate voltage starting to fall from its high level, VH, towards 
its low level, VL. The device will remain in Phase 1 for as long as a conducting channel 
exists between its Drain and Source terminals. As the Gate voltage continues to fall, this 
conducting channel will get progressively weaker and will eventually disappear as the Gate 
voltage falls below its threshold voltage. At this point the pass-transistor enters the second 
phase (Phase 2) of turn-off. In this phase the transistor's Drain and Source terminals are no 
longer connected by a conducting channel and the pass-transistor is said to have turned 
'OFF'. The Phase 2, and pass-transistor turn-off, come to an end when the Gate control 
voltage reaches VL and all the minority carriers have been removed from the channel 
region. 
Assuming that the channel charge distributes evenly between Drain and Source (50% each) 
and that, during the whole of the turn-off transient, no significant charge exchange will take 
place between Drain and Source (qds = 0) then the Phase 1 contribution to CLFf is found to 
be simply: 
Eqn. 2-26 
i.e. the potential change that is being induced across the hold capacitor, Ch. by an error 
charge that amounts to half of the transistor's inversion layer charge, plus the charge that is 
being released by C01 during Phase 1. 
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This is the Phase I contribution for any balanced S&H circuit where the pass-transistor 
Drain and Source terminating impedances are identical (the floating pass-transistor with Cs 
= C 0 is an example of such a circuit, see section 2.3). Also it is the limiting case under fast 
switching conditions, when there is not enough time for a significant charge exchange 
between the Drain and Source nodes to take place during turn-off (see sections 2.4 and 
2.5), i.e. when: 
. f'Phasel . 
hm qds = J, lds dt ::: 0. ll'llasei~O 0 
At slower switching speeds the time spent in Phase l is increased and the impact of the 
transport current ids on the Phase l contribution to CLFf becomes more pronounced. 
Depending on the relative transient impedances in the circuit ids can cause the Phase l 
CLFf on the node of interest to be larger or smaller than what Eqn. 2-26 predicts. For the 
common case of the signal source impedance being much lower than the hold node 
impedance ids will reduce the Phase l contribution to CLFf, leading to: 
Which, incidentally, is the expression for the Phase l contribution (Eqn. 2-5) of the single-
lump model from section 2.1, repeated here for convenience. 
Once the pass-transistor enters the cutoff region (Phase 2 of turn-off, where V Gs < VT), 
only the overlap capacitance will normally continue to contribute to CLFf for as long as 
the Gate voltage continues to fall. Thus in Phase 2 the C01 is effectively forming a 
capacitive potential divider with Ch. The Phase 2 contribution is therefore directly 
proportional to eh, Co), the clock low voltage VL and the threshold point (Vru =Vs+ VT) at 
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which the pass-transistor enters cutoff (see Eqn. 2-6 in section 2.1.1.2 which is repeated 
below): 
The final value for the CLFf error is, of course, the sum of both the Phase l and the Phase 
2 contributions to CLFf. 
These equations relied on the simplifying assumption that the pass-transistor stayed in the 
linear region for the whole of the Phase l of turn-off (i.e. that the transistor went from the 
linear region straight into cutoff; contributions to CLFf from other regions of operation 
such as weak inversion were considered insignificant). It was also assumed that the quasi-
static approximation was not violated. These are reasonable assumptions under most 
circumstances, except for the limiting conditions of Eqn. 2-5, namely fast switching and 
slow switching, which are summarised below, or if the pass-transistor enters saturation 
during turn-off, the implications of which will be discussed later in chapter 3. 
2.9.2 The impact of clock fall-time on CLFT. 
During turn-off a MOS pass-transistor will pass through a number of different regions of 
operation as it proceeds from 'ON' to 'OFF'. Which of the modes of operation are entered 
depends on the relative speed of the gate turn-off transient (i.e. the ratio of tr to the carrier 
channel transit time 'to; 'to= L2(J.1VHT)" 1 (see section 2.4.3): 
I. for fast turn-off speeds (tr < 10.0) the pass-transistor will remain in strong inversion 
throughout the Phase l of turn-off. In fast turn-off the time spent in this phase is so short 
(the same order of magnitude as the carrier channel transit time 'to or less), that not all of 
the mobile inversion layer charges will have enough time to leave the channel through 
conduction. The remaining mobile charges will get 'trapped' in the channel region as 
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both the Gate to Drain and Gate to Source voltages fall below their threshold points. At 
this point the switch is effectively turned 'OFF' and the pass-transistor enters the 
diffusion mode of conduction. In this mode the 'trapped' inversion layer charges will 
relatively slowly 'diffuse' out of the channel region to the Drain and the Source of the 
device. This diffusion process may take longer than the Gate turn-off transient to finish. 
The CLFf error may hence continue to increase even after the clock transient has been 
completed. 
2. for normal and slow turn-off speeds (tr > 10't0) the pass-transistor will stay in the linear 
region for most of the Phase 1 of turn-off. It will then pass through the weak inversion 
region before finally turning 'OFF' upon entering the depletion region or cutoff. At this 
point virtually all minority carriers have been removed from the pass-transistor's 
channel region and the device enters the Phase 2 of turn-off, in which only its C0 1 will 
continue to contribute to CLFT for as long as the Gate voltage continues to fall. The 
effects of weak inversion on CLFf were found to be significant only at low clock fall-
rates (for U « ~VHl/2Ch) and may thus be neglected at higher fall-rates. 
2.9.2.1 Fast turn-off. 
In a fast turn-off regime, the rate of error charge generation from Q;0 v and Col is much 
higher than the transport current's capacity for potential equalisation between Drain and 
Source. The transistor will then operate in a (charge dominated) regime, in which an equal 
proportion of the error charge should go to both the Drain and Source terminals. CLFT is 
expected to approach the limit predicted by the single-lump model. 
In a fast switching regim~ a substantial amount of channel charge may however be lost to 
the substrate through charge pumping, in which case the overall level of CLFf would be 
lower than anticipated by the single-lump model. It was found (see section 2.4.3.4) that 
charge pumping will normally be negligible if clock fall-times are greater than ten times 
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the channel transit time To, where To= L2(JlVHTr'. For fall-times approaching To, charge 
pumping will normally remain quite small, as long as V L does not fall below VB· 
During fast turn-off, the pass-transistor may also enter the diffusion mode of conduction. It 
is entered only if the pass-transistor's Gate voltage falls so fast that some, if not most, of 
the minority carriers (inversion layer charges) do not have enough time to exit the channel 
through the transistor's Drain and Source terminals before the Gate voltage falls below the 
threshold voltage VTH at which point the remaining minority carriers become trapped in the 
channel region. These trapped charges are then released through the so-called diffusion 
mode of conduction (see section 2.4.2), in which the remaining channel charges are being 
distributed equally between Drain and Source. The removal of inversion layer charges 
through diffusion is slower than through conduction. The error on the hold capacitor may 
therefore continue to increase, even after the clock transient has finished. 
Under fast switching conditions the final value of CLFT will thus approach the limit given 
by the single-lump model; assuming that charge pumping remains insignificant: 
Eqn. 2-27 
2.9.2.2 Slow turn-off. 
In a slow turn-off regime ids can maintain near equal potentials on both Drain and Source 
nodes throughout Phase l of the turn-off. For low clock fall-rates the Phase l contribution 
is therefore expected to approach zero in the limit, as predicted by the single-lump model. 
Earlier in section 2.6 the weak inversion charge contribution to CLFT [ 14] was examined. 
It was shown to cause an increase in CLFT to above the single-lump model prediction. This 
difference between prediction and reality arose from the fact that the channel did not 
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disappear instantaneously at the point where V as fell below VT (as assumed in the single-
lump model) but gradually diminished with falling V as. In fact this reduction in channel 
charge had already started while Vas was still several lOOmV above VT (when the 
transistor entered moderate inversion), and continued deep into the weak inversion region 
(where Vas has fallen well below VT). The effects of this on the error charge generated by 
the falling Gate voltage and on the transport current component ict,, and therefore on CLFf, 
are as follows: 
1. In moderate inversion and in weak inversion while Vas~ VT: 
The level of inversion in the channel is somewhat lower than assumed by the single-
lump model. This results in a reduction in the amount of error charge that is released 
over that region and also in a reduction in icts (both relative to the single-lump models 
assumptions). 
2. In weak inversion with Vas< VT: 
In this region there are a few minority carriers left in the channel. Their numbers will 
however dwindle as V as continues to fall (see Appendix A). This means that a higher 
than anticipated amount of error charge is being released in that region and that some 
charge exchange between Drain and Source can be maintained by a decreasing ids (the 
single-lump model had assumed that the inversion layer had disappeared completely, 
hence its assumption that icts = 0 and that only C01 continued to contribute to CLFf). 
Whether these weak inversion effects will lead to higher or lower CLFf than predicted by 
the single-lump model depends on the balance between the error charge produced by the 
weak inversion contribution to CLFf, and the error charge removed through ids in the weak 
inversion region (which in some of the literature is also called the sub-threshold mode of 
conduction). The overall size of the error charge released by Qinv and Col is, of course, 
unaffected by weak inversion effects and by the longer clock fall-times tr of slow 
switching, except that the error charge is being released over a longer period of time. 
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However the amount of charge exchanged between Drain and Source through ids is time-
dependent: the longer tr the more charge can be exchanged. If the clock fall-rate is 
sufficiently low, the weak inversion current may therefore overcome the 'extra' charge 
provided by the weak inversion contribution to CLFf. It may even lead to the actual CLFf 
error being smaller than the one predicted by the single-lump model. 
A recent paper by Aghtar, Haslett and Trofimenkoff [24] supports this view. In this paper 
they present a new closed form analytical model for CLFf that was based on the single-
lump model [6] and takes both the weak inversion contribution to CLFf and ids into 
account. It was shown to be capable of accurately estimating CLFf down to very slow 
switching speeds. In their paper [24] they also showed that the weak inversion effects can 
lead to both higher or lower CLFT than predicted by the single-lump model. The actual 
outcome was found to be dependent on a variety of process parameters such as substrate 
doping levels, Nsub. Gate oxide thickness, t0 ,, flat-band voltage, VFB, and fast surface state 
density, NFS. Overall, the weak inversion effect was found to become more significant for 
large Gate-capacitance to hold capacitance ratios (larger pass-transistor, thinner Gate oxide 
and/or smaller hold node capacitance Ch) and lower clock fall-rates U. The following, 
much simplified, version of Aghtar's model [24] reveals the relative influence of each of 
these parameters. It is valid only for low clock fall-rates (i.e. if U « ~V Hl/2Ch) and small 
V os (V os less than"' 2Vt): 
CLFf:::C01 [-(v +V +nV -V )+nV ln(~(nv1 )2 ]] 
eh s T t L t uch 
Eqn. 2-28 
V1 is the thermal voltage (k8T/q "' 25.8mV at room temperature), k8 is Boltzmann's 
constant, and n is a process dependent sub-threshold slope factor; n is generally between 
1.0 and 3.0 and may be calculated using the following approximate relationship: 
74 
Here NFs is the fast surface state density, which is a strongly process dependent parameter. 
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2.10 Conclusions drawn from the review of CLFT theory. 
Several models for CLFI' have been presented, most of these for the basic S&H circuit. 
Almost all of these models were derived from the current continuity equation, leading to a 
set of differential equations describing the circuit's (and its CLFI' error's) transient 
behaviour. Analytical solution of these differential equations proved all but impossible for 
any but the simplest case, namely that of the basic S&H circuit which consisted of an ideal 
signal source, a MOS pass-transistor and an ideal hold capacitor. A closed-form analytical 
solution for this circuit was the single-lump model [6] presented in section 2.1. It was 
found that the differential equations for more complex circuits, such as S&H circuits with 
non-zero input impedance (see section 2.2), could only be solved numerically or with the 
help of circuit simulators (such as SPICE and Spectre). These simulators were found 
capable of producing estimates of CLFI' that were at least as accurate as many of the 
analytical models; the added bonus being that circuit simulators can compute CLFI' for 
essentially any circuit topology and complexity just as easily and accurately as for the basic 
S&H. The use of circuit simulators for predicting a circuit's CLFI' error thus appears to be 
a convenient and viable alternative to the use of analytical models. 
2.10.1 The three main contributing factors to CLFT. 
The overview of CLFI' theory also showed that a S&H circuit's CLFI' error was 
determined mainly by the following three elements (the definitions given below apply to 
circuits using NMOS pass-transistors as switching devices): 
I. The 'error' charge, Oerr. stored on the Gate capacitance, Ca, at the beginning of turn-off. 
It is this Ocrr that is the source of the CLFI' error; if there was no Oerr there would be no 
CLFI'. The release of Ocrr. which is induced by the pass-transistor's falling clock or Gate 
voltage, V a. takes place over the whole of the turn-off period, i.e. over the whole of the 
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clock fall-time, tr. It initiates the Drain and Source currents, id and is. which distribute 
Ocrr between the S&H circuit's input and output (or hold) nodes: 
Eqn. 2-29 
2. The relative size of the impedances and capacitances that are connected to the Drain and 
Source of the pass-transistor, and in particular the transient behaviour that these 
'terminating' impedances present to the pass-transistor during turn-off. During turn-off 
currents id and is will flow out of the pass-transistor's Drain and Source terminals and 
into the respective 'terminating' impedances, Zd and Zs. In many S&H circuits !1 V GS = 
!1 V Go. which means that id and is will, to first order approximation, be approximately 
equal. Any mismatch between zd and zs. during turn-off, will then give rise to a voltage 
differential between the pass-transistor's Drain and Source, vds = idzd- iszs. which in turn 
may give rise to the third component, ids. described below. 
3. A transport current between Drain to Source, ids. may get induced in the pass-transistor 
during turn-off. This current, which can only flow while the device is 'ON', tries to keep 
the potentials on both Drain and Source equal, i.e. attempts to achieve vds = OV. In S&H 
circuits where the 'terminating' impedance on the input node is lower than on the output 
node icts will reduce CLFf (in these S&H's Vds and CLFf are just two different 
expressions for the same thing). The amount of charge, qds. that ids can carry between 
Drain and Source is, of course, dependent on the length of time ids flows (the time toN) 
d h . d f . rtoN . d h . R . f . f h an t e magmtu e o lds: qds = Jo Ids t; w ere lds = oNVds IS a unctiOn o t e 
channel 'ON' resistance, RaN. and of vds. 
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A fourth factor, the amount of charge that is lost to the substrate through charge pumping, 
was not included in this list, as it was generally found to be insignificant (see section 
2.4.3). 
Clearly, CLFf is dependent on the pass-transistor parameters: C0 x, Co1 and ~; the clock 
parameters: VH, VL and tr; the terminating impedances on both the circuit's input and 
output (which include the signal source impedance and the hold capacitance, Ch); and the 
signal dependent threshold voltage VTH =Vs+ VT. 
2.10.2 Some recommendations for minimising CLFT. 
Analysis of the constituent factors of each of the three main contributing factors to CLFT 
reveals that CLFf can be reduced by: 
• increasing the size of the hold capacitor, eh. 
• making CG =Cox + 2Col as small as possible. 
• reducing the clock fall-rate, U, i.e. using a clock with a long clock fall-time, tr. 
• lowering the 'ON' resistance, RoN, of the pass-transistor, i.e. increasing its 
transconductance, ~-
• reducing the swing of the Gate voltage, t:. VG = V H - V L· 
• reducing the signal source impedance, thus making it absorb more of Oerr· A shunt 
capacitor in parallel with a relatively high impedance signal source can help reduce 
CLFf significantly (see chapter 2.2). 
It may be appreciated that the implementation of these recommendations may affect other 
aspects of circuit performance such as, for example: acquisition time, bandwidth, droop 
and aperture jitter, and that trade-offs in some circuit performance measures may be 
necessary to achieve acceptable CLFf performance. 
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The relative merits of most of these recommendations are explored m the (brief) 
assessment of the impact of the Gate length, L, on CLFT that follows. 
2.10.3 Use of shortest permissible Gate length to minimise CLFT. 
It can be shown that CLFT can be minimised if the shortest possible Gate length is chosen 
for a S&H circuit's pass-transistor (other circuit requirements permitting). This results in 
the lowest RoN per unit width possible, and hence the smallest Gate area requirement for 
the realisation of a desired RoN for the pass-transistor. The upper limit of a S&H circuit's 
CLFT error when expressed as a function of its RoN is found by combining Eqn. 1-10 
(RoN) and Eqn. 2-27 (CLFT under fast switching conditions or in circuits with identical 
Drain and Source loads. This equation assumes qds = 0.): 
(vH - VL}CasoL 
flCox VHTRoNCh 
Eqn. 2-30 
This expression shows that the Phase 1 contribution to CLFT (i.e. the first term of Eqn. 2-
30) is proportional to L2, the C01 contribution to CLFT (i.e. the second term of Eqn. 2-30) is 
directly proportional to Land both being inversely proportional to RoN· Therefore reducing 
L, while keeping VHT constant, requires a proportional reduction in W if RoN is to be kept 
at the desired value; thus resulting in a larger than proportional reduction of the CLFT 
error. Reducing the swing of VG by decreasing VHT, whilst keeping RoN and L fixed, 
necessitates an inversely proportional increase in W (RoN oc VHTW) and overall a small 
increase in CLFT, which is proportional to the increase in the ratio of (VH - VL)/VHT· A 
reduction in!'!. VG by increasing V L will result in a proportional reduction in the second term 
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of the above CLFf expression, but will leave the first term unaffected. Finally, increasing 
eh will result in a directly proportional reduction in CLFf. 
Assuming a certain target acquisition time, ta, (which will depend on RoN and eh. see Eqn. 
l-1) should be met by the S&H in question, then clearly, the best strategy for minimising 
CLFf will be to realise the S&H's pass-transistor using the shortest available or 
permissible Gate length, L. Increasing V L appears to be a much less effective strategy since 
it only affects the, C0 1 related, second term of Eqn. 2-30. The amount by which VL can be 
raised is also limited by the lowest signal voltage that may be applied to the circuit, and by 
the off-state leakage that can be tolerated in the pass-transistor at this voltage (the off-state 
leakage current can be estimated using the Ios equations for a MOS transistor in weak 
inversion that are given in Appendix A). Such increased off-state leakage in the pass-
transistor may result in increased input signal feedthrough in the hold mode and may also 
affect droop. Increasing VHT will also result in a small decrease in CLFf (the first term of 
Eqn. 2-30 will remain constant but the ratio of (VH - VL)IVHT in the second term will 
decrease as VH is increased and therefore lead to some reduction in CLFf). However, for 
slow switching, an increase in VHT will lead to a proportional reduction in CLFf (since an 
increase in VHT leads to a proportional reduction in the W of the pass-transistor, and 
therefore a proportional reduction in its C0~o which results in a proportional reduction of 
eLFT; see Eqn. 2-28). 
An increase in Ch will not normally lead to any reduction in CLFf, as it will have to be 
balanced by a proportional decrease in RoN (to keep the circuit's la at or below its 
acceptable ta limit). If, however, the S&H circuit's pass-transistor were a minimum feature 
size device, then increasing eh until the ta limit was reached would be a worthwhile 
strategy as it will result in a proportional reduction of CLFf. 
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3. Saturation mode contribution to CLFT. 
In this section a new, previously unreported, contribution to CLFf, the saturation mode 
contribution to CLFf, is presented. It will be shown that the basic single-lump model [6] 
presented in chapter 2.1, may underestimate a S&H circuit's CLFf level, due to its failure 
to take the saturation mode contribution into account. Under low injection conditions (i.e. 
with low Yos across the pass-transistor during turn-off) the error due to saturation mode 
was found to be negligible, but under high injection conditions the error may become 
significant. 
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3.1 Definition of saturation mode. 
For the purpose of this discussion a MOS transistor shall be assumed in saturation, if its 
Drain to Source current, I os, has become practically independent of V os. Otherwise, the 
transistor shall be assumed operating in the linear region. This definition of saturation 
mode, and linear mode, encompasses both the strong inversion and the weak inversion 
operation of a MOSFET. Fig. 3-1 below illustrates this point. It shows Ios as a function of 
Vos with Vas as parameter for a 8Jl11l by 8f.Ull NMOS transistor realised on the AMS 
0.8Jl11l Mixed Signal process (see Appendix E). 
1os 
V os = l.4V 
t .OuA +-----t----:::::=>"t-::-=::;,.---=::.--t-------il-:.::--'----+-----t 
* Vo , V os = 1.2V 
-······--····- .................. ············-······ 
• 
V os = I. IV 
.......... .......................... ·· ·· ············- ·· 
too~+-~~--t-----r-----t--~----i~---+----~ 
I.OmV 3.0mV tOmV 30mV "'52mV tOOmV 
,. 2V1 
300mV V I.OV 
os 
Fig. 3-1: Ios over V os with VGs as parameter. Vs= lV, VT = 1.14V and V on = 1.19V. 
The plot clearly shows that saturation of Ios occurs in both strong inversion and weak 
inversion. The device was in weak inversion for V os ~ V on < 1.19V. 
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3.2 Models for Ios in strong inversion and in weak inversion. 
In this section we shall concentrate on MOSFET operation in the saturation region under 
both weak inversion and strong inversion conditions. Operation of the strongly inverted 
MOS transistor in the linear region has already been discussed in chapter 1.3 .1. 
3.2.1 Ios in strong inversion. 
According to the SPICE Level I definition a MOS transistor is considered in saturation if: 
where VDsat =Vas- VT · 
For Vos smaller than VDsat the device is considered operating in the linear region (see 
chapter 1.3.1) and for V GS < VT it is considered to have turned 'OFF' (see chapter 1.3.3). 
In other words, a transistor is in saturation only if V Go, but not V Gs has fallen below VT, 
i.e. ifVGs > VT and V Go< VT. This means that the inversion layer has all but disappeared 
near the Drain, and the depletion region extends all the way up to the gate oxide. The Drain 
end of the transistor operates now in weak inversion, and the channel is said to have 
'pinched off'. Fig. 3-2 below depicts this 'pinching off' of the channel at the transistor's 
Drain end by the encroaching depletion region. 
Metal I 
~-------------~- --------------~ 
n-type poly Gate 
_]_ 'd T 0.67Ca., gate ox1 e 
~_..__, _____ ....:.··-:------ L -------------*'t--t~ 
·'· -- ---
·. 
inversion layer (channel) 
····· ... 
depletion region 
•. p 
n+ Drain 
implant 
-- lsulk ------------ --
Fig. 3-2: Cross-section of a NMOS transistor in the saturation region. 
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The effect of 'pinch off on the channel, and therefore on Ios, is that the Drain is now 
effectively separated from the channel by a high impedance depletion region. Any increase 
in the Drain voltage above V0 ,., will be almost completely absorbed by the 'pinch off 
region, resulting in a virtually constant voltage drop along the rest of the channel, and 
hence virtually constant I0 s. The transport current Ios in the pass-transistor has now 
become practically independent of V0 s, which is reflected in the SPICE Level l model [5] 
for the 10 s in saturation: 
Eqn. 3-1 
Here A. is the channel-length modulation factor, a process-dependent constant, that is 
normally much smaller than 1 (for example A.< 0.05v·• for a 0.8JJ.m long NMOS transistor 
realised on the AMS 0.8Jlm Mixed Signal process). For longer devices A. will be even 
smaller as it tends to decrease with increasing channel length (A. oc 1/L). 
For A. V os « 1 the above expression for Ios may be simplified to: 
Eqn. 3-2 
3.2.2 Ios in weak inversion. 
According to [1] and [34] the current Ios in the weak inversion region is: 
Eqn. 3-3 
where V on is the modified threshold voltage that applies to a MOSFET in the sub-threshold 
or weak inversion regime, V, is the thermal voltage (V1 = k8T/q"' 25.8mV at 300K) and n 
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is the process dependent sub-threshold slope factor (n is commonly in the region of I .. 3). 
Van is given by [34]: 
Eqn. 3-4 
From Eqn. 3-3 it is clear that Ios saturates (i.e. becomes independent of V0 s) for Vos 
greater than a few V1 (Vos greater than "'2 .. 3V1) [1]. For Vos smaller than this Ios will 
decrease approximately proportional with V os [24] (see also Appendix A for a brief 
overview of MOSFET operation in weak inversion). 
A V osat for the weak inversion region could be defined as the V os at the point at which the 
approximations for Ios in the linear region, l.uin, and in the saturation region, L!sah intersect 
(i.e. Vosat =V os at the point where Llsat = LIIin· The equations for Lllin and L!sat can be found 
in Appendix A). This definition yields V05, 1 = V1n/m in weak inversion. For many 
processes n/m "' 2 (m is a process dependent parameter, see Appendix A). Thus a 
convenient assumption can be made that VDsat = 2V1• 
3.2.3 The difference in Ios between linear and saturation mode. 
Obviously, saturation mode operation imposes a Vas dependent upper limit on Ios above 
which it can not rise, no matter how large the actual voltage drop between Drain and 
Source, V0 s. This limiting effect occurs in both weak inversion and strong inversion, the 
only difference being that in weak inversion saturation occurs at V0 s > Vosat = 2Vh 
whereas in strong inversion it happens for V os> Vosat =Vas- VT. 
Vosat has been drawn on Fig. 3-1 as a dotted line that intersects the individual los(Vas) 
graphs at the point where V os = V Dsat for the particular graph. To the left of the dotted line 
the device clearly operates in the linear region (Ios increases proportional with V0 s), and to 
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the right it clearly operates in the saturation region (Ios is pretty much constant), regardless 
of whether the device is in strong or weak inversion. 
Looking at Fig. 3-l it becomes clear that ignoring the saturation effect can lead to a serious 
overestimate of Ios if a simple linear interpolation of Ios from low V os to higher V os levels 
is employed- and this is exactly what most CLFf models do. The single-lump model, for 
example, employs such an approximation to describe the transport current ids in the channel 
throughout Phase I of turn-off (see Eqn. 2-3 which is repeated below for convenience): 
and a similar linear interpolation had been applied to the ids of a pass-transistor in weak 
inversion in [24]: 
Comparing these approximate equations for the transport current in the linear region, idtin, 
to the relevant approximations for ids in the saturation region, idsat. under identical V gs - VT 
bias conditions, reveals the following relationship: 
idlin vds 
--oc--
ldsal Vosat 
Eqn. 3-5 
This clearly shows that for a device in saturation, idsat will always be smaller than idtin under 
otherwise identical conditions. Also, it shows that the error is directly proportional to the 
ratio of Vds to Vosat. where Vosat = Vgs- VT in strong inversion, and Vosat = 2Vt in weak 
inversion. 
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3.3 The distribution of the channel charge 01nv in strong inversion. 
The 'pinching off' of the channel does not only affect the current flowing in the channel it 
also affects the distribution of the mobile charges (or inversion layer charge Q;nv) in the 
channel region. This is shown in Fig. 3-2, which gives a much simplified picture of the 
distribution of channel charge in saturation. It shows that in saturation, all the mobile 
channel charge is being associated with the pass-transistor's Source terminal and none with 
the Drain terminal (the Source terminal is always the one of the two channel contacts to 
which the Gate terminal has the greatest potential difference to and the Drain is the other 
one). The corresponding Gate to Drain and Gate to Source capacitances (CGo and CGs) of a 
strongly inverted MOSFET are, according to the SPICE Level 1 model: 
CGS = 7S Cox + Col and CGD = Col. 
when operating in the saturation region (V os> YDsa1 and YGs > VT), and 
CGs = Y1 Cox + Col and CGD = Y2 Cox + Col. 
when operating in the linear region (V os< Yosa1 and VGS > VT). 
This clearly shows that for a MOS transistor operating m the saturation reg1on the 
proportion of the channel charge that is associated with the Source rises by a third whereas 
the amount of channel charge associated with the Drain drops to zero. 
Now for most S&H circuits the side of the pass-transistor connected to the hold capacitor 
will actually become the transistor's Source during turn-off. This is due to the CLFT error 
reducing the potential on the hold node relative to the input voltage which was assumed 
constant. The single-lump model however assumed Source to be on the input side (see 
chapter 2.1 ). The consequence is, that the amount of channel charge associated with the 
hold node is about a third bigger, than assumed by the single-lump model, when a MOS 
pass-transistor operates in saturation! 
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3.4 The impact of these saturation mode effects on CLFT. 
The transient response of a basic T &H circuit, like the one in Fig. 2-1, was simulated to 
illustrate the impact of these saturation effects on CLFT. Process parameters from the AMS 
0.8J.lm Mixed Signal process (see Appendix E) were employed in the simulations. The 
circuit parameters were the same as for the Ios plot of Fig. 3-1: 
NMOS pass-transistor with W = 8.0J.lm, L = 8.0J.lm, lox = 16nm, Lo = O.OJ.lm, Col= O.OfF, 
Vin = l.OV, VT = l.l45V, eh= 0.5pF, VH = SV, VL = ov and tr =Ins. 
Three different transient simulations were carried out: 
l. A transient run using the single-lump model (which was described in chapter 2.1). 
2. A modified SPICE Level 1 simulation in which saturation mode operation was disabled 
(The simulation simply continued to assume linear region operation for V os > V osa•)· 
This simulation is akin to the single-lump model, but there are a few important 
differences: 
a) the complete SPICE Level 1 equation for ids in the linear region (Eqn. 2-2) is being 
used, and not the simplified version employed by the single-lump model (Eqn. 2-3). 
b) transistor Source is correctly assigned to the hold node, and not the input side of the 
circuit (the single-lump model assumed transistor Source on the S&H input side). 
3. A simplified SPICE Level 1 simulation of the circuit, which considers both linear and 
saturation mode operation of the pass-transistor. Again, the transistor Source is assigned 
to the output (hold capacitor side) of the circuit. The device was assumed to be in 
saturation for V os> V os - VT(Vou1), where VT(V0u1) means that VT was a function of the 
output voltage, V ou•· 
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The transient plots from these simulations are reproduced below. The first plot (Fig. 3-3) 
shows the transient response of the T&H circuit's CLFT error and the second plot (Fig. 3-
4) shows the corresponding current flow to the hold capacitor, Cb. 
CLFT 
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Fig. 3-3: Simulated transient response of the CLFf error under high injection conditions. 
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Fig. 3-4: Transient current flow to eh during turn-off (for the CLFT plots of Fig. 3-3). 
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On these plots the turn-off starts at t = Os, after which the pass-transistor's Gate voltage 
falls from VH towards VL, at a constant rate of SV/ns. At t = Ins the Gate voltage, VG, 
reaches its low voltage, V L, and turn-off is completed. 
The plots show that the single-lump model will enter cut-off about 0.57ns into turn-off. It 
is at this point that VG falls below VTHin = V;0 + VT(V;0 ) == 2.1SV on the input side of the 
pass-transistor, and that the single-lump model's ih becomes zero. Its CLFf error will also 
have reached its final value, since C01 = 0 had been assumed. 
For the SPICE based simulations however, the threshold voltage was derived from the 
output voltage, VTHout = Vout + VT(V0 u1) = 1.6SV, where Vout = V;n + CLFf (the CLFf 
caused by a NMOS pass-transistor is negative, thus V out < V;0 ). For these simulations the 
pass-transistor remained therefore in strong inversion for approximately another O.lns. 
Most of this 'additional' time was spent in the saturation region. For a S&H, where IV dsl = 
ICLFrl, the pass-transistor will thus be in saturation if the magnitude of the CLFf error is 
greater than Vosat (i.e. ICLFrl > Vosat). For Fig. 3-3 and Fig. 3-4 the pass-transistor entered 
saturation at VG = VTHsat = 2.06V, where VTHsat = VTHout + Vosat· As the device enters 
saturation the current ih increases by almost a third (see Fig. 3-4), and the CLFf's rate of 
change accelerates noticeably, i.e. CLFf starts to increase faster when saturation is entered 
(the blue and the green plots of CLFf on Fig. 3-3 start diverging after the pass-transistor 
enters saturation). 
The net outcome was, that the single-lump model estimated -374.2mV of CLFf, the linear 
mode only simulation estimated -388.4mV and the SPICE Level I simulation (both linear 
and saturation mode considered) estimated -405.3mV of CLFf error (thus, the linear mode 
only simulation result was 3.8% greater than the single-lump model's and about 8.3% 
larger if saturation mode was considered). 
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3.5 Summary and conclusions for CLFT in saturation mode. 
It was found that CLFT was larger than anticipated by the single-lump model, and its 
derivatives, if a S&H circuit's pass-transistor entered saturation during turn-off. 
A NMOS pass-transistor will enter saturation only if V gs - VT <-V ds for V gs - V on > OV or if 
2V1 < -Vds when Vgs - Van < OV; i.e. if, while in strong inversion, the Gate overdrive 
voltage, V gs - VT, falls below the CLFf error voltage or if, in weak inversion, the CLFT 
error was (or became) greater than approximately 2V1• This shows that CLFT must be fairly 
large before saturation will be entered. In fact, CLFT must be greater than "'2V1 for the 
switching device to go into saturation. In most S&H circuits, CLFT will normally be 
significantly less than 2V1• However, there are some circuits, such as the circuits that are 
discussed later in chapter 6.1, where CLFT may exceed these limits for a considerable 
portion of the turn-off transient. Tentative evidence for saturation mode effects was found 
when such circuits were realised on test silicon (see chapter 7.3). 
With the S&H circuit's pass-transistor in saturation the single-lump model, and its 
derivatives, were found to underestimate CLFf, because they: 
I. overestimated the transport current, ids, flowing in the pass-transistor in saturation. 
2. underestimated the amount of channel charge associated with the hold node. 
3. assumed that the pass-transistor was in cut-off for V 0 < V;n + VT when, in fact, it was 
for Va <V out+ VT, where Vout = V;n + CLFT. These models therefore underestimated 
the proportion of the turn-off transient that the pass-transistor would have to be 
considered 'ON'; i.e. they underestimated the time the device spent in the (strong and 
weak) inversion regions. 
Device simulators such as SPICE and Spectre can account for all of these saturation mode 
effects. These simulators will automatically switch models when the pass-transistor enters 
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a new region of operation, and will also assign Source to the correct side of the switching 
device. Unsurprisingly, results from circuit simulators were found to be more accurate than 
results from predictions using the single-lump model, when compared to measurements on 
actual silicon (see chapter 7 on the evaluation of test chip results). 
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4. Signal dependency of CLFT. 
The review of CLFf theory showed CLFf to be signal dependent. In this section the signal 
dependency of CLFf is analysed. The analysis is based on the single-lump model [6], 
presented in chapter 2.1, which was shown to give a fair representation of the basic S&H 
circuit's CLFf error. 
Based on this analysis of the signal dependency of CLFf, recommendations are made on 
how the signal dependency of CLFf can be reduced, and how the CLFf induced distortion 
may be minimised. 
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4.1 The 1NL of S&H circuits. 
For the passive type S&H circuits, that are discussed in this thesis, the static performance 
measures (DC offset, gain error and INL) are all determined by CLFf. In fact, CLFf is the 
only source of error to affect these. The 1NL of passive S&H circuits can thus be expressed 
as a function of CLFT (see chapter 1, for a definition of 1NL): 
1NL= max 
CLFT{V ) - CLFT{V · ) CLFT(V ) - CLFT{V . ) - m,max m,mm (v -V . ) 
m m,mm V _ V . m m,mm 
m,max m,mm 
where CLFf(V;.) is the circuit's CLFf error for a particular DC input voltage, V;., and 
V;n,min :5: V;n :5: V;n,max, i.e. V;n is varied between the minimum and maximum DC input 
voltages applied. Since CLFf(V;n.max) - CLFf(V;n,min) is normally much less than V;n.max -
V;n.min the following approximate equation may be used instead: 
INL:::: max 
CLFT{V )-CLFT{V · ) CLFT(V ) - CLFT{V · ) - m,max m,mm {V -V . ) 
m m,mm y. _ y. . m m,mm 
m,max m,mm 
V;n,max - V;n,min 
Eqn. 4-1 
1NL itself is of limited use since it conveys no information about the nature of the non-
linearity; it only gives a measure for the magnitude of the distortion. Plots of 1NL as a 
function of V;n are much more useful. We shall use these to look at the signal dependent 
non-linearity ofCLFT. From Eqn. 4-1: 
CLFT{V ) - CLFT{V · ) CLFT(V ) - CLFT{V · ) - m,max m,mm (v -V . ) 
m m,mm V _V- . m m,mm 
INL(V;n):::; m,max m,mm 
V;n,max - V;n,min 
Eqn. 4-2 
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4.2 The source of the CLFT error's signal dependency. 
Inspection of the main contributing factors to CLFf (see chapter 2.10.1) revealed that it 
was the pass-transistor's threshold voltage, VTH, which gave rise to this signal dependency. 
Analysis of VTH shows that it is composed of a constant term, VTO, a linear term, Vs, 
(which is directly proportional to the circuit's output voltage) and a, non-linear, square root 
term (see also Source-Body effect, chapter 1.3.2). Of these the constant and the linear terms 
have no impact on signal integrity, as they only affect the sampled signal's offset and gain 
error (see chapter 1.1). The square root term, however, will give rise to harmonic 
distortion. 
It may be appreciated that if V ss was held constant, and therefore independent of Vs, then 
the square root term of VTH would be constant, too. It (the square root term of VTH) would 
then only give rise to an additional offset component on the sampled signal, and the non-
linear term would have been removed from VTH. This can be achieved by, for example, 
shorting the Bulk and Source terminals together (Vs8 = OV and thus VT = VTO which, for a 
given device, is constant). Alternatively, a Vs8 * OV may be chosen. However, both 
solutions require that the switch be manufactured in its own, isolated, well. For V ss * OV 
this will also require the provision of a 'floating' voltage source that maintains V 8 at a 
constant level relative to Vs. 
In the next sections we will try to establish if this, or indeed any other measure, can 
eliminate the signal dependent components from CLFT. For this, the sensitivity of CLFT to 
changes in the input voltage, V;n, is examined, and the Integral Non-linearity (1NL) of S&H 
circuits studied. 1NL, as shall be seen, is a measure for the magnitude of the distortion 
arising from CLFT. 
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4.3 The sensitivity of CLFT to changes in the input voltage. 
Holding V ss constant certainly seems to eliminate the non-linear component from VTH. In 
this section the sensitivity of CLFT to changes in the input voltage V in will be studied. This 
analysis will be based on the single-lump model for the basic S&H with a NMOS pass-
transistor and zero signal source impedance assumed (see chapter 2.1). The single-lump 
model for the basic S&H was: 
Eqn. 4-3 
Simple inspection of this expression reveals that CLFT is negative, and that it can never 
become zero (VH must be greater than Vin + VT and VL must be less than Vin + VT or else 
the circuit will not work). CLFT will therefore always introduce a negative offset voltage to 
the sampled signal. 
We also see that the first term on the right side of Eqn. 4-3 increases with Vin (i.e. it has a 
positive Vin coefficient), whereas the second term decreases with Vin (negative Vin 
coefficient). This implies that there could be a point at which the two Vin dependent terms 
cancel and CLFT will become independent of Vin· At this point the differential of CLFT 
with respect to Vin will be zero: 
Eqn. 4-4 
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This differential equation shows that there must be such a point, but it also shows that this 
point is a function of V;n itself. Holding V ss (here V ss = V;n - V 8 ) constant, as suggested in 
the previous section, will eliminate only part of the signal dependency of dCLFf/dV;n; 
namely non-linearly signal dependent square root term of Eqn. 4-4, which arose from the 
signal dependency of VT. However, this will not remove the non-linearly signal dependent 
exponential, which derives from the error function in Eqn. 4-3: 
Eqn. 4-5 
This equation was arrived at by differentiating Eqn. 4-3 with respect to V;n while assuming 
that VT was constant and independent of V;n, i.e. V ss was assumed constant. 
4.3.1 Under which conditions does CLFT become independent of V in? 
For CLFf to become signal-independent the right side of Eqn. 4-4 must be zero. Clearly, 
this can only be achieved if the two terms in the large square bracket cancel, i.e. if: 
f3 v~T 
C =(C + Cox)e-2UCh 
ol ol 2 
where VHT = VH- (V;n + VT). The same condition also applies to Eqn. 4-5. 
Obviously, there are two ways in which this can be achieved: 
_[3 v~T 
1) If C - 0 and e zuch = 1 OX-
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Eqn. 4-6 
Clearly the first solution can only be achieved if the exponential term evaluates to I. For 
this to occur the exponent must be 0. Fortunately, an exponential term of the form e-x, such 
as the one given, will rapidly saturate for both x » I and x « I: e-x= 0 for x » I and e-x= I 
for x « I; where x = ~V2HT/(2UCh). Resolving these conditions for U, it is found that the 
exponential evaluates to = I for U » ~V2HT/(2Ch) and = 0 for U « ~V2HT/(2Ch), which, 
incidentally, are the definitions for fast switching and slow switching used in section 2. The 
first solution therefore requires that the pass-transistor's Source be on the input side of the 
S&H circuit and that the pass-transistor remains in saturation throughout turn-off (Cox on 
the output side of the circuit will then be= 0 see chapter 3.3) and that U » 0.5~V2HT/Ch. 
Application of these conditions to the CLFf equation for fast turn-off (Eqn. 2-27 of chapter 
2.9.2.1) shows that, under these conditions, CLFf will become truly independent of V in· 
The second implies that signal independent CLFf can be achieved in any number of ways 
by adjusting any of the equation parameters, ~, U, Coh Cox, eh, VH, Yin and VT, such that 
both sides of the equation become equal. Of all these parameters, U is the only one that can 
be adjusted without affecting most other circuit performance parameters, such as SNR and 
acquisition time (see section I). It therefore is ideally suited for the type of optimisation 
required. 
Solving Eqn. 4-6 for U allows us to calculate the clock fall-rate Ucto for which CLFf will 
become independent of V in: 
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dCLFT 
--=0 
dVin 
Eqn. 4-7 
Since Cox= WLC.ox and C01 = WCaso this may also be expressed as: 
dCLFf 
--=0 
dV5 
where c'ox = Eoxltox. For Cox~ Col this equation may be approximated to: 
Eqn. 4-8 
Eqn. 4-9 
This approximation gives a value for Udo that is"' 25%C0 x/C01 too big, i.e. about 5% too big 
for Col = 5Cox and about 25% too big for Col = Cox· 
It appears that signal independent CLFT can be achieved for specific combinations of VHT 
and Udo only: we seem to have found a 'local minima' in the sensitivity of CLFT to V; •. A 
potential solution for signal-independent CLFT would be to make U a function of V HT· 
Clearly, U would have to track V2HT exactly (see Eqn. 4-7), which may be possible, but 
does not appear to be all that easy- the quadratic term suggests that this scheme would be 
very sensitive to mismatches between VHT and U. 
Essentially, the question is, what happens if V HT is constant and independent of V;n? 
Differentiating CLFT with respect to V;n for VHT constant yields: 
Eqn. 4-10 
Clearly, making VHT signal independent results in the error function term of Eqn. 4-3 
becoming independent of V;., which means that it becomes zero on differentiation and 
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therefore 'falls out' of the differential equation. This in itself is not sufficient to make 
CLFf independent of V; •. Should, however, both VHT and V ss be constant and independent 
of V;n then CLFT will at least be directly proportional to V;0 : 
dCLFT -Col 
dV;n Ch 
Eqn. 4-11 
The presence of -C01 in these two differential equation suggests that the VTL = VTH - VL = 
VT + V;0 - VL of Eqn. 4-3 is the cause of this residual signal dependency. Differentiating 
CLFr with respect to V;. for constant VTL gives: 
Eqn. 4-12 
Obviously, CLFf will become independent of V;0 , i.e. dCLFr/dV;. = 0, if the exponential 
term of this equation becomes zero, which, as shown at the beginning of this section, will 
be the case for U « (3V2HT/(2Ch). Applying VTL constant to the equation for CLFf under 
slow switching conditions (Eqn. 2-28) shows that CLFf becomes indeed independent of 
The exponential term of Eqn. 4-12 will also evaluate to zero if VHT is constant and 
independent of V; •. CLFT will also become independent of V;n both VHT and VTL must 
therefore be independent of V;0 • In this case dCLFf/dV;0 = 0, and CLFf will be truly 
independent of V;0 , irrespective of the value of U, or any other circuit parameter. An 
example for a S&H circuit, in which VH, VL and V8 were all constant and independent of 
V; 0 , can be found in [35]. 
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4.3.2 Under which conditions will CLFT be linearly dependent on V m? 
A CLFT error that is linearly dependent on V;n will not introduce any distortion to the 
sampled signal; it will only give rise to offset and gain errors. 
For CLFT to be linearly dependent on V;n, both the 2nd and the 3rd differential of CLFT 
with respect to V;n must be zero. Inspection of the differential equations from the previous 
section shows that this can only be achieved if V 58 is constant and if the exponential term 
is independent of V;n, too. One such case had already been found, namely where both V HT 
and Vs8 were constant, and independent of V;n (see Eqn. 4-11). This had been derived from 
dCLFT/dV;n with Vs8 constant, i.e. from Eqn. 4-5. 
Other cases may be found, if one considers that the exponential will also become 
independent of V;n for U » ~V2HT/(2Ch), where it is= 1 and for U « ~V2HT/(2Ch), where it 
evaluates to= 0. Applying these limiting conditions to Eqn. 4-5 we find that CLFT will be 
linearly dependent on V;n for: 
[ 
13 v~T l dCLFf =_I_ (c + Cox )e-2Ch u _ C 
dV C ol 2 ol 
m h 
Eqn. 4-13 
dCLFf Cox 
---=--
dV;n 2Ch 
Eqn. 4-14 
dCLFf -C01 
---=--
Eqn. 4-15 
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This equation is the same as Eqn. 4-11 for the S&H with constant VHT and constant V ss-
The signal dependent component of CLFf for the S&H with both V HT and V 58 constant 
is therefore identical to that of the basic S&H under slow switching conditions (for the 
S&H with both V HT and V 58 constant it applies at any U). 
Another case is found for V TL and V ss constant: 
Eqn. 4-16 
For U » ~V2HT/(2Ch) and both VTL and V ss constant: 
dCLFT =-•-(cox +Col) 
dVin Ch 2 
Eqn. 4-17 
Of these cases the latter will clearly have the greatest signal dependency, as it is 
proportional to C01 + C0,/2. Slow switching conditions or VHT constant will normally yield 
the smallest signal dependency, since those are proportional to C01 . The signal dependency 
of Eqn. 4-14 will generally be somewhat larger, since its proportionality factor depends on 
C0 ,12 which is normally significantly larger than C01 . 
4.3.3 The non-linear signal dependency of CLFT. 
In the previous sections, it was found that non-linearity in the CLFf's signal dependency 
stemmed from the following two factors: 
• the exponential term e 
• the square root term 
~[YH-(Y;0 +YT)j" 
2UCh 
y 
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Distortion of the sampled signal will be greatest where these non-linear terms are at their 
most sensitive to variations in V;n (and smallest where they are at their least sensitive). 
Interestingly, the exponential term's sensitivity is biggest for large V;n (i.e. where VHT is 
smallest), whereas the square root term's is biggest for Vs8 = OV. Making VHT large by, for 
example, biasing V;n towards lower voltages will therefore reduce distortion arising from 
the exponential term and biasing V ss = V;n - V 8 towards higher values wi 11 reduce 
distortion arising from the square root term. 
For the AMS 0.8f.1m process (see Appendix E) for example, the 0.5y(2q>F + V ss)"0·5 term 
evaluates to 0.407 at V 58 = OV, 0.271 at Vss =IV, 0.217 at Vs8 = 2V and 0.187 at V ss= 
3.0V. For signals with identical amplitudes, but different V ss bias points, the absolute 
variation in this square root term works out to 0.19 for V ss = OV .. 2.0V and 0.084 for V ss 
= l.OV .. 3.0V. Clearly, the magnitude of the variation, and therefore distortion, arising 
from the square root term is reduced for larger V SB· 
4.3.3.1 Distortion for V ss constant and independent of V in· 
For Vs8 constant, the square root term becomes independent of V;n. and thus disappears 
from the dCLFf/dV;n (for dCLFf/dV;n with constant Vs8 applied see Eqn. 4-5). Distortion 
is then determined solely by the exponential term. It will be smallest for large V HT. large ~ 
and small U. For very small U or very large U the distortion will become zero (i.e. CLFf 
linearly dependent on V;n). as had been shown in the previous section. 
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4.3.3.2 Distortion for V 58 = V in· 
V 58 = V;. is probably the most common case encountered in MOS S&H circuit design. For 
this case, both the exponential and the square root terms will be present. in the dCLFT/dV;n 
equation: 
Eqn. 4-18 
CLFf will now be non-linearly dependent on V;.; except when it becomes independent or 
linearly dependent on V;n (discussed in sections 4.3.1 and 4.3.2 respectively). Earlier it was 
shown that the exponential term became independent of V;., for any of the following 
conditions: VHT constant, U oc V2HT, U » U, and U « U,; where U, = f3V 2HT/(2Ch). Upon 
applying these to dCLFf/dV;n we find: 
dCLFf 
Eqn. 4-19 
• for U « [3V2HT/(2Ch); this differential equation also applies if V HT is constant: 
Eqn. 4-20 
These two equations present the absolute change in CLFf for a change in V;. under fast 
switching, U » f3V2HT/(2Ch), and slow switching, U << f3V2HT/(2Ch), conditions. Both 
equations are identical, except that Eqn. 4-19 is multiplied by Coxf2, whereas Eqn. 4-20 is 
multiplied by -C01 • Since C01 is normally much less than Coxf2 the signal dependency, and 
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distortion, for slow switching will therefore be much lower than for fast switching, 
something clearly visible in the plots below: 
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Fig. 4-l: CLFT plots for the basic S&H circuit with V0 = SV and VL = V8 = OV. 
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Fig. 4-2: CLFT plots for a V RT controlled S&H circuit with V RT = 0. 709V and V L = V 8 = OV. 
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Both CLFf plots were derived from calculations using the single-lump model (Eqn. 4-3). 
The plot Fig. 4-l was for a basic S&H circuit (such as the one shown in Fig. 2-l) with a 
standard digital clock (VH = SV, VL = OV) applied to the pass-transistor's Gate. Fig. 4-2 
was for a S&H circuit in which the VHT = VH - (V;n + VT) of Eqn. 4-3 was assumed 
constant, and independent of the input voltage applied. The clock low voltage (the pass-
transistors Gate voltage in hold mode) was VL =Vs= OV. 
For both circuits, CLFf was evaluated for a number of different fall-rates, U, of the pass-
transistor's Gate voltage, V g· Parameters for the calculations were: 
NMOS pass-transistor with W = 8.0Jlm, L = 8.0Jlm, tox = l6nm, Cox= l38fF, C01 = 3.06fF, 
VTO = 0.844V, ~ = 99.5J!NV2, y = 0.6749V-05 , <i>F = 0.3956V, VL =Vs= OV, Ch = 2.4pF, 
V;n = O.OV .. 3.0V, VHT = 0.709V and U = 330kV/s .. 33GV/s. 
The transistor parameters for the calculations were taken from the AMS 0.8Jlm Mixed 
Signal process (see Appendix E). 
Clearly, just making VHT independent of V;n (without relating VTL to V;.) can significantly 
reduce both the CLFf's magnitude and its sensitivity to V; •. Another advantage of this 
strategy is, that the sensitivity of CLFf to V;" is independent of U (U only affects the offset 
component of CLFf, but not its gradient, see Fig. 4-2). This benefit derives from the fact 
that the parts of Eqn. 4-3 that are dependent on U having become completely independent 
of V;" (as a result of VHT being independent of V;.). A S&H circuit that does just that (VHT 
control, but no VTL control), is presented in chapter 6.2, see Fig. 6-15 c). Measurement 
results for this linearised S&H circuit are presented in chapter 7.4. 
The CLFf plot of the basic S&H (Fig. 4-l) indicates, that under both fast and slow 
switching conditions CLFf is approximately linearly related to V; •. This suggests that 1NL, 
and therefore harmonic distortion, will be smallest under these conditions (i.e. for U » U, 
or U « U,, for this circuit U, = O.S~V2HT/Ch = IOOMV/s, at V;n = l.SV). Between these two 
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extremes, CLFT seems to be quite non-linear, suggesting a much larger, and very much 
clock fall-rate dependent INL. CLFT of the V HT controlled S&H appears to be largely 
linearly dependent on Vin. suggesting that its 1NL is small. 
OOO.OE+O +----t-1- -t-1-1 -t-t-t-tf-f-t---t-+--+---J-,t-1- t--J 
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Fig. 4-3: 1NL plots for tbe V uT controlled S&H circuit with U as parameter. 
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Fig. 4-4: 1NL plots for the basic S&H circuit with U as parameter. 
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Clearly, 1NL of the basic S&H is worst for U:::::! Ux, and generally much worse than that of 
the VHT controlled circuit, whose 1NL is independent ofU. Interestingly, the basic S&H's 
1NL can be seen to change sign between U = 3.3GV/s and U = 330MV/s. This suggests 
that there is a U at which the 1NL passes through zero. Any value between Vin,min and 
Vin,max may be chosen for Vin to search for the U at which INL(Vin) = 0. Choosing the mid-
range voltage for Vin, i.e. Vin = CVin,min + Vin,max)/2, simplifies Eqn. 4-1 to: 
- CLn{Vm.~; V;,,m;, )- CLFT(Vm.~);CLFT(V;,,m;,) 
~MR=------~--------------------~-----------------------------------------------­
Vin max - V in min . . 
Eqn. 4-21 
The clock fall-rate, UMRo, at which INLMR = 0 can only be found numerically. For the 
circuit parameters given we find UMRo = 2.418GV/s for the basic S&H. The plot below 
shows the behaviour of INL for a few U close to UMRo· Also shown are 1NL plots for slow 
switching and for V HT constant. 
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Fig. 4-5: 1NL plots for the V11T controlled circuit and the basic S&H circuit (detail). 
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As expected from Eqn. 4-20, the 1NL for slow switching and for VHT constant are identical. 
Compared to fast switching, the 1NL for slow switching, 1Nl.s10w, clearly is much lower 
(and the two are of opposite sign), which again had been anticipated by the differential 
equations (see Eqn. 4-19 and Eqn. 4-20). 
Fig. 4-5 shows that UMRO does not necessarily yield the lowest 1NL. It does, however, give 
a good initial estimate from which to search for the clock fall-rate U0 at which 1NL goes 
through this local minima, INI...Q. The plot also shows 1NL to be fairly sensitive to U around 
INI...Q. This is not unexpected if one considers that this minima in the 1NL arises from the 
approximate cancellation of the two non-linear terms of Eqn. 4-18. At both fast and slow 
switching speeds the exponential's sensitivity to Vin is very small and distortion is 
determined by the square root term. Between these two extremes the sensitivity of the 
exponential term to Vin will normally be dominant (see Fig. 4-4); but at some point, U0, the 
sensitivities of the equation's exponential term and its square root term will approximately 
cancel, and 1NL will have a minima, INI...Q. Because the maxima, in the sensitivity to V in, of 
the two terms lie at the opposite extremes of the Vin range the cancellation will be 
incomplete, thus resulting in the distorted 1NL shapes observable near INI...Q. The 
magnitude of INI...Q is proportional to CoxiCh: the smaller Cox the smaller INI...Q will be, but 
also the higher Uo ex: Coxi(L2Ch) will be (i.e. U0 oc W/(LCh) and INI...Q oc WL/Ch). In fact, 
CLFT will be independent of Vin for Cox= 0 and U ~ oo, as was shown in section 4.3.1. 
lNLo will normally be significantly smaller than INL,10w, however, it may be larger than 
1Nl.s1ow if Lis large (INLslow oc W/Ch). 
4.3.4 Estimates for the THD and 1NL arising from CLFT. 
From the 1NL plots it can be seen that, with the exception of U == U0, the 1NL for these 
S&H circuits is approximately parabolic in shape. This suggests that CLFT causes, 
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predominantly, 2nd harmonic distortion in the output signal of the S&H, except for U = Uo, 
where the 2nd harmonic is reduced and higher order components are dominant. For S&H 
circuits where CLFT is the dominant source of distortion Eqn. 1-7 may therefore be used to 
estimate THD from the circuit's INL. A S&H circuit's THD is then (expressed in dB): 
THD = 201og(INL) 
For parabolic shaped 1NL the graph will have its maximum at the mid-range point of V; •. 
Eqn. 4-21 for INLMR may then be used to estimate the 1NL caused by CLFT. Applying this 
to the case of fast switching and assuming that Vs = OV it is found that: 
Ye ~2(4<i>F + Vin max + V;n min} +~2<pF + V;n max +~2<pF + V;n min INL - ox • • • . fast ___ _ 
4Ch V;n.max - V;n.min 
Eqn. 4-22 
For slow switching, or VHT constant, and Vs= OV: 
yC ~2(4<p F + V;n max + V;n min) + ~2<p F + V in max + ~2<p F + V;n min 
INL _ ol · · · · slow----
2Ch V;n,max - Vin.min 
Eqn. 4-23 
Clearly, for fast switching and slow switching, the source of the distortion is the non-linear 
signal dependent component of VT, which is of the form ~2<pF + V;n- V8 . In section 4.3.3 
it was shown that distortion arising from this component will be smallest for large V;n (i.e. 
if the circuit is biased to large V ss), something clearly visible in the plot of INLstow over 
V;n,min shown below. The plot was derived using Eqn. 4-23 and the circuit parameters given 
in section 4.3.3.2. It is also apparent that distortion reduces if the amplitude of the input 
signal is reduced and that distortion is inversely proportional to eh (an increase in eh leads 
to a directly proportional decrease in INL). Both equations also show that, the smaller the 
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pass-transistor the smaller 1NL will be: for slow switching, and V HT constant, INL51ow oc 
W /Ch and for fast switching INLras1 oc WL/Cb. 
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4.4 Conclusions to signal dependency of CLFT. 
In this chapter the signal dependency of CLFf in the basic S&H circuit with zero signal 
source impedance was investigated. It was found that: 
L CLFf becomes independent of V;n if: 
a) both V HT and Vn. are constant and independent of V;n-
b) U « j3V2HT/(2Ch) and Vn. is constant and independent of V;n-
c) U » J3V2HT/(2Ch) and the pass-transistor's Source is on the input side of the S&H 
. circuit and the pass-transistor remains in saturation throughout turn-off (C0 , on the 
output side of the circuit will then be= 0). 
2. CLFf will become linearly dependent on V;n for any of the following conditions if: 
a) both VHT and V 58 are constant and independent of V;n; dCLFf/dV;n is proportional to 
b) U « j3V2HT/(2Ch) and V ss is constant and independent of V;n; dCLFf/dV;n oc -C0 1/Ch. 
c) U » j3V2HT/(2Ch) and V ss is constant and independent of V;n; dCLFr/dV;n oc C0 ,/2Ch-
d) U » j3V2HT/(2Ch) and both Vn. and V ss are constant and independent of V;n- For this 
dCLFf/dV;n will be proportional to (Col+ C0 ,/2)/Ch-
e) U oc V2HT and V ss is constant and independent of V;n (see Eqn. 4-5). Here 
dCLFr/dV;n depends also on J3 and Ch, and may vary between (Col + Co,/2)/Ch and 
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3. Under any other condition CLFT will introduce a non-linearly signal dependent 
component to the circuit's output signaL The INL of the S&H will then be non-zero, and 
the circuit's output signal will experience some harmonic distortion. INL was found to 
be worst for U "' Ux = 0.5~V2HT/Ch, which thus must be avoided if low levels of 
distortion are required. 1NL was generally smallest (see section 4.3.3): 
a) at U0 where INL goes through a minima, INLo- Distortion at this point will normally 
be smaller than for slow switching (or VHT constant), but may however be bigger if L 
of the pass-transistor is large. INLo oc wuch, but increases fairly quickly .if u moves 
away from U0 oc W/(LCh), see section 4.3.3.2. 
b) if Vs8 is high for VHT being constant and independent of V;.; also 1NL oc W/Ch. 
c) if V 58 is high for U « ~V2HT/(2Ch); 1NL oc W/Ch also applies. 
d) if VHT is high for U < U0, a large~ also helps, additionally 1NL oc W/Ch applies. 
e) if V ss is high for U > U0; here 1NL oc WUCh-
Of all the harmonic distortion components introduced, the 2nd harmonic distortion was 
normally the largest; except for U "' U0, where the 2nd harmonic was reduced, and 
higher order components were dominant. 
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5. A brief overview of CLFT reduction schemes. 
This chapter looks at the implementation of S&H circuits on silicon. 
A brief overview of CLFf reduction schemes is given at the start of this section. This 
overview was intended only as a very brief introduction to the field. What it attempts is to 
show the wide variety of circuit solutions and strategies that have been developed to 
overcome the problem that CLFf presents. Literature references are given, and the 
schematics for some of the circuits are included in Appendix C. 
The overview is followed by a short section listing some of the parasitic effects and 
processing variations that may degrade a circuit's performance. A concise summary of the 
dummy compensation technique is included in this section, which illustrates some of these 
points. Some results from measurements on a circuit using discrete devices are also 
reported in this section. 
The chapter concludes with an examination of the impact that a S&H circuit's pass-
transistor channel geometry and channel doping gradients have on the circuit's CLFf 
performance. It will be shown that use of non-rectangular switching devices, and/or devices 
with non-uniform doping gradients in the channel region, can lead to significant reductions 
in CLFf. 
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5.1 Overview of CLFT reduction techniques for S&H circuits. 
Many schemes have been proposed to overcome clock-feedthrough (eLFf). These can be 
divided into two main groups, according to whether active or passive techniques were used 
in controlling eLFr. The active eLFf reduction techniques may be subdivided further by 
the choice of control method, into circuits employing open-loop controls, or circuits using 
closed-loop control methods. 
5.1.1 Passive CLFT reduction techniques. 
These circuits do not employ any active circuits, such as, for example, operational 
amplifiers, in the control of eLFr or inject a charge of opposite polarity onto the hold 
capacitor in an attempt to reduce, or indeed eliminate, eLFr. Instead, the error voltage is 
reduced: 
1. through the use of a large hold capacitance eh. 
For a given size switch this has its limitations in that large eh mean long acquisition 
times. They also require much chip area, or need to be external, both options tend to 
make a chip more expensive. Advantages include reduced k8T/e noise and a reduced 
droop-rate. For some applications such as auto-zero and offset compensation of 
amplifiers (where long acquisition times do not normally pose a problem), these 
benefits may well outweigh the costs. 
2. by diverting the error charge away from the hold node. Possible methods are: 
a) use of multi-phase clocking schemes in circuits in which both sides of the sampling 
capacitor are being switched [36], [37]. 
If one of the two sampling switches connects to a fixed reference potential, e.g. GND 
and the other to a variable potential, e.g. V;., then turning the one at the fixed 
potential off first will induce a constant eLFf on the hold capacitor eh. Also it will 
118 
break the current path through eh, and therefore prevent the second switch from 
inducing any error on eh. eLFf from such a circuit should, in theory, be signal 
independent. The presence of parasitics will however limit the performance 
improvement that is practically achievable. The eLFr rejection achievable is similar 
to that of the bottom-plate transient suppression device discussed in chapter 6.1. 
b) increasing the conductive current in the pass-tran~istor during turn-off (e.g. by 
increasing the impedance of the hold node, see chapter 6.1 ). 
c) non-uniform doping of the pass-transistor [17], see section 5.3.2. 
d) non-rectangular switching device [7], see section 5.3.1. 
e) use of non-constant clock fall-rates instead of the linear fall-rate normally assumed. 
This could prove advantageous since the turn-off trajectory could be engineered such 
that the transistor switch will remain proportionally longer in the linear region, thus 
increasing the time for the 'compensating' transport current to flow, hence reducing 
eLFf. It may even be possible to achieve signal-independent eLFr in that way (see 
chapter 4.3.1 ). 
f) using the charge pumping effect [10] (an effect no one seems to have made use of to 
date). 
3. through calibration and correction of the final output signal. 
This technique can be used on NO converters that are laser trimmed during 
manufacturing, or linearised by other techniques. If the S&H circuit suffering from 
eLFr is included in the calibration process the non-linearity caused by it may, to 
some extent, be eliminated and thus increased linearity of the S&H circuit plus NO 
converter combination achieved over what was originally permitted by eLFf. 
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4. by avoiding charge coupling altogether. 
Mechanical or other inert switching devices that do not introduce an error charge to 
the signal path, such as light dependent resistors (LDR) or micro-mechanical devices 
(MEMS) can potentially avoid charge injection altogether. 
5.1.2 Active CLFT reduction techniques. 
Active reduction, or control of, CLFf may be achieved through either open-loop or closed-
loop control circuitry, the latter are inherently slower. Propagation delay and settling times 
(mainly of the feedback path) slow these down and may even lead to instability. Saturation 
of amplifier output stages can occur in some active circuits (often if a feedback loop is 
broken), which again may lead to longer acquisition times, as saturated amplifiers need 
considerable time to recover. 
5.1.2.1 Open-loop solutions. 
Open-loop CLFf reduction circuits often make use of one of the following techniques. 
1. compensate or cancel the error charge on the hold capacitor through 
a) dummy compensation [38], [39], [40], [9] & [25], one of the best known and most 
widely used techniques (see also section 5.2.1). 
b) use of complementary transistors as switching elements (the CMOS transmission 
gate) [38] and [41] to [43]. During turn-off the two complementary transistors inject 
charges of opposite polarity onto the hold node. CLFf will thus be reduced, complete 
cancellation (for one particular input voltage) is possible. 
2. hold CLFf constant by 
a) keeping one end of the switch at a fixed potential, quite often ground or virtual earth. 
This is often the case with integrator type S&H circuits and switched capacitor 
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integrators [35], [44] & [45], where the switch output is connected to an operational 
amplifier input, i.e. to virtual earth. 
b) developing the sampling clock and the Bulk potential of the switch relative to the 
sampled signal [35]. Both the sampling clock and the Bulk potential are developed at 
constant levels above and below the sampled signal (see also section 4.3.1 ). 
3. perform error cancellation on the circuit's (analog) output signal. Examples are 
a) the 'Watanabe circuit' [46]. 
In this circuit CLFf cancellation is achieved by turning a device identical to the pass-
transistor 'ON' when the pass-transistor is being turned 'OFF'. On its Source side this 
additional device is being supplied with a buffered version of the held signal while its 
Drain side is connected to the hold capacitor through a DC-blocking capacitor (see 
Appendix C for the circuit diagram). 
b) CLFT cancellation using replication circuits [45], [47]. 
In the circuit described in reference [45] a differential amplifier's reference potential 
was modified. A voltage equal to the CLFf error was added to the differential 
amplifiers reference signal (not unlike an offset compensation). The circuit in [45] 
only eliminated the signal independent component of CLFT from its output. 
In [47] the replication technique was applied to switched current circuits. The circuits 
discussed in this paper can reduce both signal dependent and signal independent 
CLFT errors in switched current circuits. 
c) fully differential circuits, for example the circuit presented in [48]. 
Differential circuits attenuate any unwanted DC offset and even order harmonic 
distortion components. However, they do not reduce the magnitude of odd harmonics. 
The cost is added circuit complexity and larger silicon area. 
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d) quasi-differential circuits, for example the circuit presented in [49]. 
The circuit presented in [49] is very interesting, in that the designers went to great 
lengths to keep the circuit as symmetrical as possible. They even included buffer 
amplifiers and load cells to make the transient impedances seen by the pass-transistors 
in the circuit as symmetrical as possible. 
4. employ redistribution of the error charge, as in the case of the circuits that employ a 
Miller enhanced capacitor [50], [51]. 
5. reduce CLFf induced distortion by linearising CLFf's signal dependent component. 
A circuit using this technique is being presented in chapter 6.2. 
5.1.2.2 Closed-loop solutions. 
Very few examples of the closed-loop approach to CLFf reduction were found in the 
literature. The methods found employed the following approaches: 
1. error feedback. 
The feedback compensated current memory cell [52] is an example for this. Initially, 
a coarse acquisition of the signal is performed. This coarse acquisition results in a 
output signal that is too large. It is then followed by a fine adjust, in which a feedback 
network reduces the output signal until the error is within acceptable limits, at which 
point the feedback network is turned off and the signal is acquired. 
2. modification of clock trajectories [42]. 
This scheme was employed in a SC integrator, where turn-off rate of the PMOS 
transistor in the CMOS transmission gates was controlled such that the CLFf error 
generated by the transmission gate was significantly reduced. 
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3. adaptive clock signal modification in dummy compensated circuits [53]. 
This scheme was employed in a switched-current circuit, where the delay between the 
two clocks was adaptively controlled such that the signal independent CLFT error (the 
offset component) was greatly reduced. 
The list is by no means complete. Examples for switched current cells (current memories, 
dynamic current mirrors, current copiers and the like) and switched capacitor filters were 
generally not included, if other examples for a particular CLFT compensation technique 
were found. Schematic diagrams for some of the techniques mentioned in this section are 
included in Appendix C. 
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5.2 Effects that can impair the efficacy of CLFT reduction schemes. 
On implementation, a CLFf reduction scheme may not perform as predicted by theory or 
simulations. Some of the possible causes for this mismatch between predictions and actual 
results are given below: 
• parasitic capacitances in integrated circuits can be quite large. The parasitic bottom plate 
capacitance of an integrated poly-poly capacitor for example is between 10% and 30% 
of the nominal value, depending on the process used. 
• statistical variations across the chip for process parameters like doping levels, oxide 
thickness and other geometry and processing related effects, can limit the performance 
of circuits that require matched devices. 
• second order effects, non-linearities and failure to take all modes of operation of the 
underlying device models into account may lead to erroneous CLFT, and transient 
behaviour predictions. This may lead to the CLFT compensation circuitry 'under', or 
even 'over' performing, which in some cases may make the CLFT problem even worse. 
Amongst these second order effects are, voltage dependency of capacitors (often caused 
by low doping levels or parasitic junction capacitances), and charge pumping in the 
pass-transistor during turn-off which can lead to lower CLFT levels than expected 
(charge pumping is neglected in many models). 
• non-ideal behaviour of signal sources and other circuit elements. The trajectory of the 
clock signal could be different from the assumed, or simulated one, and its fall-time 
could vary much more widely than anticipated, due to temperature and supply voltage 
variations. 
• resistive and capacitive parasitics associated with on-chip interconnects as well as pin 
inductance and mutual inductance between pins for signals from off-chip sources. 
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• dielectric absorption in the hold capacitor and/or parasitic capacitances (see section 
5.2.3). 
5.2.1 An example: Dummy compensation. 
The dummy compensation technique [38], [39], [40], [9] & [25] is a good example of how 
unaccounted effects can diminish a CLFT compensation technique's effectiveness. 
Dummy compensation is based on the idea 
that half of a pass-transistor's channel 
charge flows to the Source, and the other 
half to the Drain. If a charge of exactly 
half the original channel charge and Fig. 5-1: Dummy compensation, principle. 
opposite polarity were then injected onto 
the hold node CLFT should be eliminated altogether. This can theoretically be achieved by 
using a dummy transistor Mld (a short-circuited transistor) with half the Gate area of the 
switching device Ml (see Fig. 5-l). The dummy device is driven by a clock, 
complementary to the switch clock. Under ideal conditions, it would not matter how the 
halving the Gate area of Mld was achieved. In reality, the parasitic overlap capacitance 
(mainly caused by lateral diffusion of the Drain and Source implants under the Gate and 
fringing effects on the Gate edge) must be taken into account. Half-width dummy devices 
give therefore better results, because they have essentially the same overlap capacitance as 
the switch. Other effects that reduce CLFT, and thus lead to over-compensation, include 
charge pumping and the conductive current flow in the switch during turn-off. Device 
mismatch and delay between the two clocks can lead to either over-compensation or under-
compensation of CLFT. Perfect cancellation of CLFT over the whole input signal range 
was found to be impossible [38], [39]. The best that can be achieved is cancellation of 
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CLFf at one particular input voltage [38]. This is also illustrated by measurements 
performed on a dummy compensated circuit that follow below. 
5.2.2 Test results from a dummy compensated S&H circuit using discrete devices. 
CLFf voltages of a S&H circuit that employed a half-width dummy compensation (for 
diagram see Fig. 5-l) and an uncompensated S&H circuit are plotted in Fig. 5-2. The 
circuit was realised using discrete devices. Of the devices used the MOSFETs were SD214 
type NMOS transistors from Siliconix, and the clock buffer circuit was a 74HC4049, 
which is a standard digital high speed CMOS inverting bus driver. The hold capacitor was 
a 220pF polystyrene capacitor. Rise-times and fall-times of around 3ns for a OY to 5Y 
swing of the clock signals were achieved. Two discrete SD214, that were connected in 
parallel (W = 2, L = 1), served as the pass-transistor (switching device). The dummy was 
created by shorting Drain and Source of a single SD214 together. A brief description and 
schematic of this test circuit have been enclosed in the Appendix D. 
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Fig. 5-2: Measured CLFT for half-width dummy compensation. 
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The graph clearly shows that, under the conditions of the experiment, dummy 
compensation actually worsened the signal dependency of CLFT. Undoubtedly it can be 
used to eliminate CLFT for a desired input through adjusting the delay between dummy 
clock and switch clock. However in doing so, CLFT becomes much more signal dependent 
as the graphs clearly show. A notable exception was the case of a dummy clock delay of 
+14ns. Here CLFT was positive, and the signal dependency of CLFT was reduced, but its 
magnitude was almost double the size of CLFT in the uncompensated circuit. 
5.2.3 Droop rate and dielectric absorption. 
On this test circuit a most peculiar behaviour of the droop was observed for all circuit 
configurations and input voltages tested. Peculiar, as it deviated substantially from the 
expected waveform (see Fig. 5-3 below). The expectation was that droop (i.e. the loss of 
charge on the hold capacitor when in hold mode) would approximately follow an 
exponential curve, until the capacitor was fully discharged. However, reality proved to be 
quite different. After the turn-off transient had finished the voltage across the hold 
capacitor settled briefly at a CLFT determined low of -40mV before recovering roughly 
+5mV in about lO!J.s (see Fig. 5-3 below). This recovery was in the region of 4mV to 5mV 
(about 10% to 15% of the CLFT voltage) for all input voltages, and was always opposing 
the CLFT induced error voltage. 
The most likely explanation for this behaviour was dielectric absorption [54] in the hold 
capacitor. Dielectric absorption is also known as capacitor soakage [55]. It is a dynamic 
error in the transient response of a capacitor, and arises from the fact that not all of the 
dielectric polarisation in the capacitor may take place immediately when a capacitor is 
charged or discharged. Consequently, there can be an appreciable residual charge (voltage), 
with a relatively long time constant, which opposes a fast change in the capacitor voltage. 
Dielectric absorption does not appear to be an issue with the linear capacitors that are 
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available on mixed signal processes, such as poly-poly capacitors or metal-insulator-metal 
capacitors. 
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Fig. S-3: Comparison between expected and observed droop for the example of the 
uncompensated S&H circuit with a single SD214 as switch (W = 1, L = 1) and V in = 0. 
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5.3 Non-rectangular shapes and non-uniform doping. 
Kuo, Dutton and Wooley achieved CLFT reduction on the basic S&H circuit (see Fig. 2-1) 
with non-uniformly doped [7] and semicircular [17] MOS switching device. For 
semicircular devices they reported CLFT up to a factor of 3.2 less, compared to rectangular 
N-channel MOSFET with identical Gate area and length. The improvement was fall time 
independent. With non-unifonn doping, the improvement was much less. It was between 
1 0% and 50%, for the fall times studied. Maximum reduction was achieved with slow 
switching. 
5.3.1 Non-rectangular shapes. 
As previously mentioned a fall time independent improvement of CLFT for semicircular 
MOSFETs was reported by Kuo et al [17]. They found that large ratios of outer to inner 
circumference gave maximal CLFT reduction (Fig. 5-4). 
t1::128t0 , U. 
_ 2!a. measured 
1 :mt0 measured 
Fig. 5-4: CLFT improvement of semi- Fig. 5-S: Comparison of key parameters of 
circular over rectangular MOSFETs [17). rectangular and semicircular shapes. 
5.3.1.1 Reasons why CLFT reduces as the circumference ratio increases. 
Assuming the usual split of the channel charge at L/2 (half way along the channel) between 
Drain and Source, a ratio of the two charges can be defined. This ratio is identical to the 
area ratio Aoute/Arnner, which approaches 3 for large circumference ratios (see Fig. 5-5). It 
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can be seen that almost three times as much charge is associated with the outer contact than 
with the inner. 
Arect= WL 
Asemicirc = ml((r/r0 ) 2 - 1)/2 = WL; where W = 1tri(r/r0 + 1)/2 and L = ri(r/ro- 1) 
For channel resistance a similar, asymmetrical, effect is noted. The resistance increases 
towards the inner contact (Fig. 5-5), making it more difficult for the channel charges to 
travel in this direction. The preferred direction of travel of these is thus towards the outer 
(wider) contact, meaning that during turn-off even more channel charge leaves the 
transistor through the outer channel contact than assigned by the U2 channel partitioning. 
Examination of the channel charge distribution during turn-off (see Fig. 5-6 below) 
confirms this reasoning. 
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Fig. S-6: Profl.les of mobile charge distribution along the channel of a circular geometry pass-
transistor during turn-off (reproduced from [17]). Ch = 210pF, tr =lOOns. (a) Mobile charge 
density per unit area. (b) Mobile charge density per unit length. 
These plots show that charge accumulates near the inner contact during turn-off, thus 
increasing the charge density in this area. This repels other electrons driving them in the 
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direction of the outer contact, where charge density is lowest. For faster switching charge 
accumulation worsens, therefore increasing CLFT reduction even further (see Fig. 5-4, 
where CLFT improvement is shown to be higher for tr = 2T0 than for tr = 128T0; where To is 
the carrier channel transit time as defined in Eqn. 2-11). 
5.3.1.2 Other advantages of asymmetrical MOS switches. 
The narrow inner contact of the semicircular device is desirable, because it results in a 
small overlap capacitance hence in reduced CLFT. 
A small circumference of the inner contact also implies a small 'Source' implant area 
which means that the junction area of the parasitic diode (implant to Bulk) is small. The 
junction leakage current and parasitic junction capacitance of this diode (both proportional 
to the junction area) will consequently be small. A small leakage current gives a low droop 
rate and a small junction capacitance is advantageous for many circuits, especially for the 
proposed TSD circuits (presented in chapter 6.1). 
The width of the inner contact can, obviously, be no less than the minimum feature size, 
thus imposing a lower limit to these beneficial effects. 
5.3.1.3 Disadvantages of non-rectangular MOS switches. 
Non-rectangular devices exhibit higher 'ON' resistance than rectangular devices of 
identical channel length and area, entailing longer acquisition times for S&H circuits that 
utilise them as switching devices. 
Modelling of CLFT and transient behaviour is also more demanding, because the single-
lump model of Sheu and Hu [6] is not adequate, consequently requiring the use of the more 
evolved two-lump model. Circuit simulators such as SPICE or Spectre do not normally 
provide models for non-rectangular devices. Any such device tends to be approximated by 
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a rectangular device of equal Gate-length and Gate-area, when running simulations on 
extracted circuits containing such odd shaped devices. 
5.3.2 Non-uniform doping. 
For non-uniform doping of the channel region Kuo et al [7] reported some improvement 
over the normal case of uniform doping. Judging from Fig. 5-7 the relative CLFf 
improvement would have been in the range of 10% to 50%. However, expressed in terms 
of absolute error charge, it seems that the reduction was fairly constant. Between 1.3pC and 
1.7pC for the % standard, and 2.lpC to 2.6pC reduction for the 114 standard n-channel 
MOSFET were calculated for a hold capacitor of 210pF. This is interesting, because it 
means that the reduction in error charge appears to be independent of clock fall time. 
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Fig. 5-7: Partially doped pass-transistors and their induced CLFT; taken from [7]. 
The experimental circuits were manufactured in a 2J,.lm CMOS process with the circuit 
parameters being as follows: 
2 ~ W = lOO)..lm, L = lOO)..lm, )..l = 500cm N, t0 x = 39nm, VTO = 0.5V, VTO.masked::::: OV, Y = 0.3V , 
V;n = ov. Vs= -4V, +4V ;;::: VG;;::: -4V, eh= 2lOpF; hence, VT = lV and VT.masked::::: o.sv. 
With this, the total channel charge for the standard device is found at 26.6pC. For the 114 
standard 29.9pC, Y2 standard 28.8pC and % standard 27.7pC. The choice of large 
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MOSFETs (2500 times the area of the smallest possible transistor) enabled Kuo et al to 
neglect short-channel effects and overlap capacitance in their analysis of the experiments. 
Non-uniform doping was achieved by partly masking the boron channel implant that was 
used to adjust the threshold level of the n-channel transistor (see Fig. 5-7). This lead to a 
lower threshold voltage, VTO, in the masked part of the channel. eLFT was reduced if the 
part with the lower VTO was connected to the signal source. 
This phenomenon can be explained as follows: During turn-off the electrons that created 
the channel are leaving the MOSFET because the Gate voltage that maintained the channel 
collapses. Since electrons are attracted to high potentials they will seek out these and travel 
towards them. In a FET these are the Drain and the Source. If the potential in the channel 
close to the input side can be sustained at a higher level, compared to the hold capacitor, 
the preferred direction of travel for the electrons will be towards the input; fewer electrons 
will therefore reach the load resulting in lower eLFT. 
A device level explanation is that this technique effectively creates two transistors with 
different VTO in series. The transistor with the lower threshold voltage is more strongly 
inverted, and therefore is a better conductor. This leads to more channel electrons choosing 
it as their escape path. Thus, eLFT will be reduced, if this side is connected to the signal 
source (even though the total channel charge of non-uniformly doped devices was higher 
than of the uniformly doped MOSFET). 
The reasons why eLFT is reduced, if the side with the higher threshold voltage is 
connected to the hold capacitor, eh. are as follows: As the Gate voltage falls, this part of 
the transistor cuts off first, effectively isolating eh from the rest of the circuit. Therefore, 
none of the excessive charge (due to the lowered VTO) can reach the hold node. Since the 
conductivity of the composite device is higher than the standard device's (its, on average, 
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more strongly inverted) a larger compensating current can be expected to flow. Hence 
CLFr is reduced. 
5.3.3 Consequences of asymmetrical behaviour for modelling. 
Normal device models, such as those used in SPICE, are based on rectangular shaped, 
uniformly doped, and hence symmetrical MOSFETs. Non-rectangular shaped MOS 
transistors however exhibit asymmetrical behaviour in both their transient and DC 
behaviour. 
The effects of device asymmetry on transient behaviour, and hence on CLFr, have been 
presented in this section. The consequences for DC behaviour were described by B. Ricco 
[56] for the example of trapezoidal MOSFETs. He found that output conductance in 
saturation, go.sat. was higher in the forward direction (narrow Source, wide Drain), than in 
the reverse direction (wide Source and narrow Drain). Clearly, a non-rectangular NMOS 
device with the narrow end connected to the hold capacitor will exhibit a lower 'ON' 
resistance for charging than for discharging of the hold capacitor, i.e. charging is faster than 
discharging. In PMOS FETs the effect is reversed. A similar behaviour could be expected 
from the non-uniform doped pass-transistor, however, no data to support this hypothesis is 
available. 
SPICE and other circuit simulators do not model these asymmetrical MOSFETs correctly. 
The distributed model can emulate all aspects of non-symmetrical behaviour for these 
devices if threshold voltage and channel width are taken into account [7], [17]. To some 
extent this is also true for the two-lump model, although precision is not as good. 
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5.3.4 Considerations for circuit integration. 
Non-rectangular devices will always have to be bigger than a quadratic minimum feature 
size MOS transistor, simply because of photolithographic restrictions which stipulate that 
any shape smaller than the minimum feature size can not be reproduced. In addition, many 
processes have a restriction that patterns can only be constructed from straight lines, 90° 
and 45° angles. Hence, rounded shapes, such as circles and semicircles can only be created 
by means of approximation; good approximation leads automatically to large devices. In 
modem deep sub-micron processes, the difference in size between square and circular 
devices may not be all that big, as corners tend to be much more rounded, anyway (due to 
photolithographic resolution issues). 
An advantage of the non-uniform doping approach is that it can be adopted for minimum 
feature size devices. This is because the approach taken is to partly mask the channel 
implant used to adjust the zero threshold voltage of the pass-transistor. This threshold 
mask, perforated over the channel area of the NMOS transistors (where raising the 
threshold voltage above zero is desired) and covering the PMOS transistors completely 
(threshold voltage must remain below zero), can be placed such that it covers the part of 
then-channel MOSFET's Gate area (Fig. 5-7), where lower threshold voltage is desired. 
The perforated area will have to comply with the minimum feature size requirement, but 
can be offset against the Gate area such that only part of it comes to lie over the channel; 
the rest will lie over the Source implant. Commonly, design rules allow much finer steps 
for this offset i.e. for placing objects relative to each other, or for increasing an object's 
size over the minimum feature size. 
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6. Proposed S&H circuits with reduced CLFT error. 
New circuits that have the potential of reducing the error voltage at very little extra cost are 
presented. 
Circuits that exploit the CLFf's sensitivity to mismatch between the pass-transistor's 
Source and Drain terminating impedances are presented. These circuits employ 'transient 
suppression devices' which increase the impedance of the S&H circuits output node. The 
circuits can reduce levels of CLFf and distortion at very little extra cost (in terms of circuit 
area). 
A circuit that linearises CLFf by minimising the impact of the body effect on the MOS 
switches' inversion layer charge is introduced. This circuit can, potentially, reduce the 
harmonic distortion arising from CLFf by more than two orders of magnitude. Additional 
benefits include a constant aperture delay and reduced aperture jitter. 
The CLFf reduction schemes presented are easily transferable to other circuit 
configurations. 
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6.1 CLFT reduction using transient suppression devices. 
The circuits suggested are based on the idea that an increase in the conductive current in 
the pass-transistor during turn-off reduces eLFf. For a given switch this can be achieved 
only through an increase in the voltage vds across it. In other words the potential at the hold 
node must deviate even further from the input voltage, V;n, than would normally be caused 
by eLFT. This can be done by either reducing the size of the hold capacitance or through 
increasing the impedance of the hold node, or indeed a combination of both. Unfortunately, 
this technique can reduce eLFf only as long as a transport current, id,, can flow in the 
pass-transistor's channel (i.e. between its Drain and Source). This, as we have seen in 
chapter 2, only happens during Phase l of turn-off, i.e. while the transistor's Gate voltage 
is above threshold (Vrn =Vs+ VT). The eLFT component for V a below VTH (the Phase 2 
of turn-off), which is mainly due to the overlap capacitance, remains virtually unaffected. 
6.1.1 Theoretically achievable CLFT improvement. 
Obviously, the biggest reduction in eLFT could be achieved if the error charge could be 
prevented from reaching the hold capacitor, eh. For this, the pass-transistor must, 
somehow, be disconnected from eh during turn-off (it will only be necessary to disconnect 
it from eh during turn-off, as the error charge transfer only takes place during that time). 
The output load seen by the pass-transistor, ZL, would then be infinitely large, and all the 
error charge generated during the Phase I of turn-off would be diverted away from eh and 
onto the signal source. That this must be so becomes immediately clear when one considers 
that the pass-transistor will be 'ON' throughout the Phase l. Now, because of ZL = oo no 
current can flow into the load and hence no charge transferred onto eh. All the error charge 
released during Phase 1 must thus flow to the signal source. 
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The Phase 2 contribution, which was solely due to the overlap capacitance, C0~, can not be 
diverted to the signal source in this way, simply because the pass-transistor is now 'OFF' 
and no conducting path exists between the hold node and the signal source. The C01 
terminal on the hold node side is now effectively floating, and C01 must thus retain its 
charge. At some point after the end of turn-off Ch will be 'reconnected' to the pass-
transistor and the error charge stored on C01 will be redistributed between C01 and Ch. The 
final CLFf error on the circuit output, V out. is therefore: 
Eqn. 6-1 
which, incidentally, is the same as the CLFf error under slow switching conditions. 
6.1.2 Realistically achievable CLFT reduction. 
A 'transient suppression device' (TSD) inserted in series with the hold capacitor Ch (see 
Fig. 6-1) can prevent fast transients (i.e. the error charge) from reaching Ch. How such a 
device can be realised is discussed later in section 6.1.3. 
In real circuits, especially in integrated circuits, there 
will always be a parasitic capacitance, C~;, associated 
with the intermediate node x between the switch and 
the TSD (see Fig. 6-1). This C~; ultimately limits the 
Fig. 6-1: The TSD technique. CLFf reduction achievable with this technique, since 
it acts as a hold capacitor during turn-off, while the 
actual Ch is effectively disconnected from the switch Ml by the TSD. The residual charge 
stored on C~; can be found from the CLFf equation of the single-lump model (Eqn. 2-7). 
The TSD will allow communication between node x and Ch after the Gate turn-off transient 
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has settled. The error charge stored on C~;, will then be redistributed between C~;, and eh. and 
the final error voltage on the hold capacitance (the CLFf of the S&H with TSD) is: 
Eqn. 6-2 
where CLFfsL(C01 + C~;,) is the CLFf contribution predicted by the single-lump model (see 
Eqn. 2-7) for a hold capacitance of C01 + C~;,, and C01 is the Gate overlap capacitance of the 
pass-transistor Ml, which appears in parallel with C~;. C01 may be neglected if C~;, » C01 . 
6.1.2.1 Predicted improvement. 
Fig. 6-2 to Fig. 6-7 show how much CLFf reduction can potentially be achieved with this 
'TSD technique'. These plots were derived from calculations made for the basic S&H 
circuit (depicted in Fig. 2-l) and a TSD enhanced circuit, such as the one shown in Fig. 6-
I. CLFf calculations were based on Eqn. 2-7 for the unmodified circuit and Eqn. 6-2 for 
the TSD enhanced circuit. The former was taken as reference against which the TSD 
improved circuit could be compared. For the purpose of these calculations it was assumed 
that the TSD disconnected the hold capacitor completely from the pass-transistor during 
turn-off. Two different calculations were performed. In the first one it was assumed that the 
total capacitance of the hold mode, CL. was the same for both circuits (see Eqn. 6-3 and the 
corresponding plots Fig. 6-2, Fig. 6-4 and Fig. 6-5); in the second it was assumed that the 
parasitic C~;, of the TSD was an additional capacitance, that had not been present in the 
unmodified circuit, and that the CL of the TSD circuit increased to CL= Ch + C~;, while CL 
for the reference circuit was assumed unchanged at CL= Ch (Eqn. 6-4 with Fig. 6-3, Fig. 6-
6 and Fig. 6-7). 
140 
. _, 
1 ~ - - - ~ • .lllll!J --H t 
(~ 1- C~ = lOpP '-, 
~~::~ r- ..... I 11 ) ' 
o .8 1---P~, +HJ Jt-1-+tf!=ttrh:-:::++Hmlt---L-t-t!J~~ fl>-+-++ttt1tt-~Ttttl1ft---t-+, +ttt+H--t/--ttHtttH 
' 1\ , c~ = lpP .' / 
o .6 ~~~~~~·~, H_ ~~~K#~4-H+~-4-H~~~~~~:-+44##~v~~#HH 
-, 
0 .4 1--11-MH#H!-+-l-H++WI.I'\c>,+"+'++H.f!.r-d-, +++,!+Ill!+-_ -+-lr++l-++H-,-+. ~ ~-;, 1110 .JfP V 
C~ = lOOfP 
. 
0 -~ ~~~~-+-+++++H-I~~I+If~~- ·..-H~IH-4-I-HHM-+-l-H+Hl¥~++1'-H#I--If-+il-tti11tt 
'r-- ~~---~~~~--- tt~,=tw" 
0 ~.~~~~5~~~~6~~~-7~~~-8~~~-9~~~-10~~~~~~1~ 
10 10 10 10 10 10 10 faR rate (V /s J 10 
Fig. 6-2: Plot of CLFT reduction ~min versus fall rate, with C~ as parameter; Cb = l.OpF, 
Col = 0.69fF and CL = cb + c~ for both TSD circuit and reference circuit. 
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Fig. 6-3: Plot of CLFT reduction~ versus fall rate, with C~ as parameter; Cb = l.OpF, 
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Eqn. 6-4 
Fig. 6-4: CLFT reduction Smln over C~ and fall rate; Cb = l.OpF, Cot= 0 and 
CL = cb + c~ for both TSD circuit and reference circuit. 
Fig. 6-5: CLFT reduction Smln over C~ and fall rate; Cb = l.OpF, Cot= 0.69fF 
and CL = C11 + C~ for both TSD circuit and reference circuit. 
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Fig. 6-6: CLFT reduction l; over C~ and fall rate; C11 = l.OpF, C01 = 0, 
CL = C11 + C~ for TSD circuit and CL = C11 for the reference circuit. 
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Fig. 6-7: CLFT reduction l; over C~ and fall rate; C11 = l.OpF, Cot= 0.69fF, 
CL = C11 + C~ for TSD circuit and CL = C 11 for the reference circuit. 
From these plots it can be seen that the TSD improved circuit exhibits lower CLFT than the 
conventional circuit under most switching conditions, and that it never produces higher 
CLFT, which in itself is quite important. 
Parameters for the calculations were: 
Ch = 1pF, C~; = 1fF .. 10pF, Col= 0.69fF, C0 , = 6.5fF, J3 = 30J!S, VTO = 0.6V, VH = SV, 
VL = OV and V;0 = OV, corresponding to a MOS pass-transistor of size: L = 3.3J!m, 
W = 4J!m, L0 = 0.35J!m, to. = 70nm. 
For realistically achievable C~; (i.e. C~; between IOfF and IOOfF), and with the overlap 
capacitance of the pass-transistor taken into account, CLFT levels of up to six times lower 
than in the basic S&H circuit were calculated (Fig. 6-2 and Fig. 6-5). With C01 = 0 (i.e. for 
long pass-transistors, where C0 , is much greater than C01) the improvement was even 
greater: CLFT was more than an order of magnitude lower than for the unchanged circuit 
(Fig. 6-4). The greatest reductions were achieved in the medium fall-time region (which 
was between "' 107 .. 109V/s for the S&H circuit given). This is not surprising, since the 
potential for increased error charge flow to the signal source is significantly less under both 
fast and slow switching conditions: 
• For slow switching, the Phase 1 contribution to CLFT is already near zero (CLFT Phase I "' 
0, see chapter 2.9.2.2 on slow turn-off), and thus can not be reduced much further. 
• For fast switching, the time in Phase 1 of turn-off is so short that only insignificant 
amounts of charge can flow between the input and output of the S&H during that time 
(qds "'0, see chapter 2.9.2.1 on fast turn-off)- even very large ratios of C~; to Ch can not 
induce large enough qds to have a significant impact on CLFT. 
Simulations in PSpice and experiments carried out on a test-chip (reported on later in 
chapter 7.3) showed that significant CLFT reductions can be achieved with this technique. 
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Some examples of possible TSD realisations are discussed in the sections following. The 
relative strengths and weaknesses of each circuit are explored and estimates for C~ 
developed. This figure for C~ may subsequently be applied to Eqn. 6-2 to arrive at an initial 
estimate for the CLFT reduction achievable (Eqn. 6-2 assumes negligible conduction in the 
TSD and may therefore be over-optimistic). More realistic predictions of CLFT reduction 
can be achieved using circuit simulators, as they include a greater number of parasitic 
effects in their calculations, such as forward biasing of junction diodes (which had not been 
considered in the simple model of Eqn. 6-2). 
6.1.3 Transient suppression devices. 
The first and foremost requirement for transient suppression devices (TSD) must be that 
they are suitable for integration in standard CMOS processes. Also they should be small 
and simple and have no adverse effects on the switched circuits performance. Besides 
these, rather obvious considerations, other conditions must be fulfilled for the TSD to work 
efficiently: 
• the (transient) capacitance measured at node x must be smaller than the hold 
capacitance, preferably C~ « Ch. The smaller C~ is the more effective the circuit will be 
in suppressing the Phase 1 contribution to CLFT (see Eqn. 6-2). Ideally C~ = 0. 
• the TSD must not let the error charge propagate to the output, or it must at least 
attenuate it significantly. 
• the fall time of the switch's Gate voltage must not be shorter than its channel transit 
time, i.e. it may not enter diffusion mode during turn-off. This ensures that ids can 
redirect the Phase I contribution to CLFT to the signal source side. 
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6.1.3.1 RC low-pass load. 
Low-pass circuits meet the basic requirement for a TSD i.e. they attenuate fast transients. 
However, many low-pass circuits are not well suited for integrated circuit technology, 
some because they are difficult to integrate on silicon (like LC structures), others because 
they require many components for their realisation. The RC low-pass (R-TSD), which can 
be realised by simply inserting an ohmic resistor between the pass-transistor and the hold 
capacitor (see Fig. 6-8), is well suited for integration, since ohmic resistors are readily 
available in most MOS processes. 
aock 
1 
~1~ 
ICt, 
Fig. 6-8: RC load. 
~ I ~~1.,...._-v~ut 
rcx rch 
Small-signal equivalent circuit 
of the load in Fig. 6-8. 
c~ =c.= Csb,MI +eR 
Ohmic resistors of several tens of kQ can be realised quite easily (without using too much 
silicon area), hence making time constants of several tens of ns easily achievable. 
If, for example, the transistor switch in a S&H circuit is turned off in Ins and the hold 
capacitance is lpF, then a resistance Rh of lOkQ is sufficient enough to reduce CLFT to a 
third of its former level, as shown in Fig. 6-10. Moreover, the plot also shows that the 
larger Rh, and thus the time constant 'th compared to the fall time, tr, of the clock signal is, 
the better the CLFT reduction is. Nevertheless, a total rejection of the error charge can not 
be achieved with the RC low-pass, because this would require Rh to be infinite. It can also 
be concluded that, whilst attenuating CLFT, the RC low-pass also causes the acquisition 
time of the circuit to increase. 
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Fig. 6-9: PSpice simulation of v •• Fig. 6-10: PSpice simulation of CLFT. 
These PSpice simulations were conducted on the circuit of Fig. 6-8 with device dimensions 
as follows: 
W = 3.0Jlm, L = 3.0Jlm, Lo = 0.35Jlm, tox = 70nm, ~ = 24.75J!S, Vru = 0.6V, eh= 1pF, 
tr = 1 ns, SV ~ V a ~ OV, V;n = OV and with Rh as parameter. 
The simulations clearly show the principle of operation of the TSD technique. With 
increasing load impedance the potential v. (at node x) deviates, during turn-off, ever 
further from the hold potential (as shown in Fig. 6-9), thus increasing the conductive 
current in Ml. This leads to less error charge reaching eh, which results in lower eLFT 
(Fig. 6-10). Another advantage of the R-TSD technique is, that no spurious signals appear 
on the output as the pass-transistor is being turned off. This is in contrast to other circuits 
where glitches several times larger than the eLFT voltage may appear on the output. 
6.1.3.2 MOS transistor TSD. 
In the circuit presented below a MOS transistor, inserted between the pass-transistor and 
the hold capacitor, acts as the TSD. The circuit diagram (shown in Fig. 6-11) was drawn 
fort = 0+, the moment after the Gate voltage of the transistor Ml began to fall. At this 
point in time M1 already started extracting current from both the input and node x, 
resulting in v, falling (V;n is assumed to be constant). As a consequence, node x assumes 
the lower potential of M2's two channel terminals, thus serving as its 'Source'. (If M2 were 
PMOS node x would become its 'Drain'). All transistor parameters in the equations below 
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are assumed to be associated with the TSD, M2, unless indicated otherwise by a Ml in the 
subscript; i.e. C01 is the Gate overlap capacitance of M2, whereas Col.MI is the overlap 
capacitance of Ml. 
Fig. 6-11: MOSFET TSD. 
s 
o· 0 
D Vout 
SmaU-signal equivalent circuit 
of the load in Fig. 6-11. 
Cm = Cgd + Cgb + Csb + Csd + Col 
Cx = Cot.M l + Csb.Ml + Cvgate 
and for C\ » Cm: 
C~:= C, +Cm 
Care must be taken to keep the parasitic capacitance C~; (at node x) as small as possible. 
The Bulk was consequently connected to the Drain rather than the Source, thus keeping the 
substantial Bulk to substrate capacitance, Cwen, away from node x. 
Due to the presence of Cm in parallel with the MOS TSD, the final error voltage on the 
hold capacitance can not be calculated using Eqn. 6-2. For this circuit, or indeed any other 
TSD circuit with a significant parasitic in parallel with the TSD, the final CLFT error is: 
Eqn. 6-5 
where Col.M 1 is already included in Cx. 
The main difficulty with this circuit is in keeping the transistor M2 biased into the strong 
inversion region under all possible operating conditions. External biasing with a floating 
voltage source Ygate (as shown in Fig. 6-11) is one, however, not the best, option available 
to realise this, as it results in higher CLFT due to the unavoidable increase of the parasitic 
Cx and thus C~;, . Alternatively, either depletion or floating gate MOSFETs could be used for 
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M2 thus avoiding the need for external biasing altogether and consequently maintaining C~ 
small. 
A consequence of the particular arrangement (Fig. 6-11) was that, for the case of Vbulk 
being zero, V85 was positive and equal to V0 s. This meant that during turn-off and when 
discharging Ch the parasitic Bulk to Source diode was biased in the forward direction. For 
sufficiently high V os (in excess of the built-in junction potential) this diode may start to 
conduct and thus limiting the CLFf reduction that is achievable . 
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Fig. 6-12: Simulated transient response. Fig. 6-13: PSpicc simulation of CLFT. 
The above PSpice simulations were conducted on the circuit of Fig. 6-11. Circuit 
parameters were the same as in the R-TSD simulation: 
w = 3.0f,.lm, L = 3.0f,.lm, Lo = 0.35f,.lm, tox = 70nm, ~ = 24.75f,.lS, V To= 0.6V, eh= 1pF, 
tr= 1ns, 5V;?: VG;?: OV, Vbulk = OV and with V gate as parameter. 
In the simulation of Fig. 6-12 a square-wave input signal of 1MHz switching between OV 
and 2V was applied and for Fig. 6-13 the input voltage Vin was OV. 
The graph Fig. 6-13 shows that with V gate decreasing, i.e. increasing channel resistance, 
CLFf decreases. At V gate = 1.5V the CLFf is reduced by 50% (compared to the CLFT for 
Rh= OQ in Fig. 6-10); and for V gate a little less than 1 V CLFf is reduced by two thirds. 
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As was the case with the R-TSD, the MOS transistor TSD also affects the acquisition time 
of the S&H circuit adversely, i.e. makes it longer. This effect is clearly visible in Fig. 6-12, 
where for V gate = 1.5V the output takes less than 200ns to follow a 2V step change of the 
input signal. With V gate = l.OV the same action requires more than 500ns to complete. 
6.1.3.3 Bottom-plate MOS transistor TSD. 
In the circuit presented in Fig. 6-14, below, the MOS transistor TSD was inserted between 
the bottom-plate of the hold capacitor and ground (GND). This arrangement is particularly 
suitable for realisation in standard CMOS processes, where depletion devices or floating 
gate MOS transistors, are not always available. 
Fig. 6-14: Alternative FET 
TSD arrangement. 
o>--+----'t---~o 
vx Vout 
Small-signal equivalent circuit 
of the load in Fig. 6-14. 
Cm = C hb + C sd + C sb + C sg + C ot 
chb = bottom-plate capacitance 
ofCh. 
C x = C ot,M I + C sb.M I + C ooll 
The circuit diagram, was drawn for t = 0+, immediately after the Gate voltage of the 
transistor Ml began to fall. At this point, Ml already started extracting current from both 
the input and node x, resulting in Vx falling (Vin was assumed to be constant). The side of 
M2 that was connected to Ch will therefore become the transistor' s Source during turn-off. 
CLFf error for this circuit is: 
Eqn. 6-6 
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where Coi.MI (the overlap capacitance of Ml) had been included in C,. 
For circuits in which Chb and Ch are dominant (C, == 0 and Cm := Chb) the following 
approximation may be used instead: 
Eqn. 6-7 
A consequence of this particular arrangement (Fig. 6-14) is that V 8 s of M2 wi 11 be positive 
and equal to its V0 s during turn-off. The parasitic Bulk to Source diode of M2 therefore 
gets biased in the forward direction and may, for sufficiently high V0 s, start to conduct, 
thus limiting the CLFT reduction that is achievable. 
Chb· the bottom-plate capacitance of Ch, presents another limiting factor to the CLFT 
reduction available with this arrangement, as this can very easily become the biggest 
parasitic contributing to C~. This is particularly true for circuits with large Ch, as Chb is 
often between 3% and 30% of Ch. Any capacitive loading on the output, Cout. such as the 
input capacitance of a following buffer amplifier can have a similar effect on C~. 
A further potential disadvantage is that the output voltage of the circuit exhibits a, 
potentially large, CLFT induced transient excursion during turn-off, similar to the one 
observed on the internal node x of the R-TSD (see Fig. 6-9). The worst-case magnitude of 
this transient can be estimated using Eqn. 6-l, where Ch is replaced by C~ and Co, is that of 
the pass-transistor Ml. It may reach several tenths of volt, but must not become so large 
that the Bulk to Source diode of M2 starts conducting in the forward direction (V ss.M2 > 
VF), or the TSD will effectively be bypassed by this diode and thus limited in performance. 
The reduction in CLFT achieved by the circuit will then be limited by VF. 
However, the big advantage of the circuit is, that it is realisable on any MOS process, and 
that very large load impedances can be achieved using only a very small silicon area (M2 
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could be a minimum feature size device). In fact a technique similar to this is used in the 
so-called bottom-plate sampling, a multi-phase clocking scheme where M2 is simply being 
turned off before M1; see item 2.a) of chapter 5.1.1 and references [36], [37] on the use of 
multi-phase clocks in se circuits. 
A TSD circuit similar to this one was realised on the test chip, the results of which are 
presented in chapter 7.3. The measurements were found to be in good agreement with 
predictions made using Eqn. 6-2. 
6.1.4 Summary of CLFT reduction circuits using TSDs. 
TSDs work by increasing the impedance of the hold node. Because of this more of the error 
charge will get diverted to the, lower impedance, signal source side of the circuit and eLFT 
will thus be reduced. For the TSD to be effective eh>> e;; is essential. Also important is that 
the impedance of the TSD is high during turn-off; ideally this should be infinite (i.e. 
present an open circuit) during turn-off. 
A TSD may be placed either between the pass-transistor and the hold capacitor or between 
the bottom-plate of the hold capacitor and its reference potential, which is often ground 
(GND). Large excursions on Yout should be expected during turn-off if the TSD is placed 
between eh and GND and Yout is taken from the top plate of eh (such as in Fig. 6-14). With 
the TSD between the pass-transistor and eh (as in Fig. 6-8 and Fig. 6-11) these excursions 
will be absorbed by the TSD and will not reach the output of the circuit. Another issue with 
placing the TSD any place other than directly after the output of the pass-transistor is that 
this may lead to an increase in the parasitic capacitance e;; at its output, and, therefore, 
reduced efficiency of the TSD (see sections 6.1.2, 6.1.3.2 and 6.1.3.3). 
MOS transistors may be used as TSD. They allow realisation of large impedances using 
only very little silicon area. Small area also means that only a small additional parasitic 
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capacitance will be introduced to the circuit by the TSD. This can help maximise the CLFf 
reduction achievable with TSDs. One limitation of circuits using transistors as TSDs is, 
that the transient deviation of V x must not be so large that the Bulk to Source diode of the 
TSD starts conducting in the forward direction (V 8s > VF), or the TSD will effectively be 
bypassed by this diode and thus limited in performance. 
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6.2 A S&H circuit with linearised CLFT. 
A S&H circuit with much reduced levels of signal distortion is presented. In this circuit the 
variation in CLFf is linearly related to the input signal. This is in contrast to the 
conventional approach to CLFf control, where the main goal is to achieve a reduction in 
the size of the CLFf error. A reduction in the signal dependent distortion caused by CLFf 
is often no more than just a welcome by-product of the CLFT' s magnitude reduction. 
Here, the objective was to find a S&H circuit that exhibited reduced levels of signal 
distortion arising from CLFf. It was decided that the best way to achieve this was by 
devising a circuit that in some way 'linearised' CLFf, i.e. made CLFT linearly related to 
the input signal. Such a 'linearised' CLFf will not introduce any error to the held signal, 
other than gain and DC-offset errors, which do not give rise to harmonic distortion and cim 
easily be eliminated via offset and gain adjustments. 
In the following sections a switching scheme based on this approach is presented, and the 
resulting CLFT performance is contrasted with those for the basic S&H circuit and the 
dummy compensated S&H circuit. Simulation shows, that the scheme can reduce THD by 
more than two orders of magnitude compared to the uncompensated S&H circuit. Results 
from measurements on test silicon (see chapter 7.4) showed good agreement between 
predictions and actual circuit performance. 
6.2.1 Proposed CLFT linearisation strategy. 
The proposed strategy aims to make CLFT vary linearly with the applied signal level. This 
is achieved by controlling the switches' Gate voltage V 0 during the "ON" state, such that 
its mobile channel charge, and thus its "ON" resistance RoN. is kept constant and 
independent on V;n· This control of the channel charge is accomplished by maintaining the 
Gate overdrive (i.e. VHT =Vas- VT) for a turned on switch constant, irrespective of any 
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changes in V;0 • Where this can be achieved both the fraction of the mobile channel charge 
exiting from the transistor to the hold node, and the quantity of charge conducted during 
turn-off, will be constant (assuming that the terminal impedances seen by the transistor are 
not themselves signal dependent). 
The switch is turned off by reducing the Gate-Bulk potential to zero. This method gives 
maximum signal handling capability, and ensures that the switch stays "OFF' for any 
permissible input signal. However, it does introduce a signal dependent component to 
CLFf, through the charge coupled onto the hold capacitance Ch via the pass-transistor's 
overlap capacitance C01 • This component is identical to the "OFF-region" contribution to 
CLFf in the basic S&H circuit (see chapter 2.1, Eqn. 2-6). Thus, CLFf of the proposed 
circuit will exhibit a residual signal dependency that is proportional to the ratio of Col to Ch. 
Earlier in chapter 4 it was shown that such a scheme can significantly reduce the non-linear 
signal-dependency of the Phase 1 contribution to CLFf. 
6.2.2 Suggested circuit implementation of the CLFT linearisation strategy. 
The proposed linearisation strategy can be implemented as shown in Fig. 6-15c. In 
sampling mode the Gate overdrive of this circuit, VHT =Vas+ VT, is independent of V;n 
and proportional to I bias· Provided that Ibias is fixed it follows that V HT will also be constant. 
Following the approach presented in chapter 2.1, estimates for the CLFf of the proposed 
circuit can be found as: 
Eqn. 6-8 
where 
C + Coxl [ ( Jl v =-~rtUCh oil 2 erf ~ V -V + ~2Ibias 
I 2[31 Ch v2.UC;, TZ Tl f3z 
Eqn. 6-9 
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is the contribution to CLFf while VGst ~ Vn and 
Eqn. 6-10 
is the pass-transistor's contribution for VGst < VTt· The integer numbers in the subscripts 
identify the transistor to which a parameter refers to (e.g. C011 is the Gate-to-Drain overlap 
capacitance of the pass-transistor M 1). 
The threshold voltage of transistors M1 and M2 can, to first order approximation, be 
expressed as (see Eqn. 1-12, chapter 1.3.2): 
which implies that both VT1 and Vn, are the only non-linearly signal dependent terms in 
Eqn. 6-9 and Eqn. 6-10. It may be appreciated that Eqn. 6-9 becomes independent of Vin if 
Vn = Vn, which, for equal-sized, matched transistors M1 and M2, is the case*. For 
matched transistors 13 1 = 132 also applies and CLFf for the proposed circuit will then be: 
Eqn. 6-11 
The single largest contributing element to CLFf (the channel charge contribution) has now 
been reduced to a constant level, and therefore, no longer gives rise to distortion. The only 
signal dependent terms left are VT1 and V in of which the, linear, V in term will clearly be the 
dominant term, i.e. the one with the stronger signal dependency. Nevertheless, VT1 will 
' In the proposed circuit only the currents through, and therefore the V os across, M I and M2 differ 
(V os!"' OV, Vos2 "' 2V). This, according to the SPICE Level 2 model for the threshold voltage (5], 
[31] results in a slightly lower Yn than VT" which results in a slightly lower CLFf. The effect, 
however, is negligibly small. 
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introduce a small non-linear component to the residual CLFf. This could be avoided by 
coupling the switching transistors' Bulk potential to the input voltage and realising a 
constant Gate voltage swing as in [35] and [57]. However, the resulting circuits are much 
more complex and suffer from reduced signal handling capability. 
6.2.3 Simulation results. 
Three circuits have been simulated: the basic S&H circuit without compensation (Fig. 6-
15a), the dummy compensated S&H circuit of Fig. 6-lSb and the linearised S&H circuit of 
Fig. 6-lSc, which is based on the proposed technique. 
Clock Clock 1 Ml INV Ml M2 
0 IT I 0 IT TIT 0 V in Yout Yin I V out I eh I eh 
a) b) 
c) 
Fig. 6-15: S&H circuits compared: 
a) basic, uncompensated circuit; 
b) dummy compensated circuit; 
c) proposed CLFf linearised S&H circuit. 
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Simulations have been perfonned using the PSpice Level 3 model for the MIETEC 2fl1Il 
process. Circujt parameters were: 
V To= 0.86V, y = 0.26V0·5, J..l = 611.4cm2Ns, <pp = 0.31 V, l:ox = 40.3nm, Lo = 0.22J..l1ll, 
All transistors were W = 4.8Jl1Il by L = 2.4J..1m, except for the half-width dummy (M2, Fig. 
6-15b) which was a minimum feature size device, i.e. W = 2.4J..lm and L = 2.4J..lm. All 
clocks had constant fall-rates, U, and complementary clocks were used in the simulation of 
the dummy compensated circuit. The results of these simulations are reproduced in the 
figure below. 
-17.5 ....._ _________________________ __, 
Fig. 6-16: Simulation results for CLFT versus signal level, with a DC input signal. 
a): CLFT for circuit Fig. 6-15a) 
b): CLFT for circuit Fig. 6-15b) 
c): CLFT for circuit Fig. 6-16c). 
For the uncompensated circuit, CLFT was found to vary between a minllnum of -15.6mV 
at Vin = OV and a maximum of -7.6mV at Vin = 3V whilst for the dummy compensated 
circujt the CLFT maxjmum was +2.0mV at Vin = 0.4V and minimum -0.4mV at Vin = 3V. 
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For the proposed structure CLFf ranged from -3.2mV at Vin = OV to -6.0mV at Vin = 3V. 
In comparison with the performance of the uncompensated S&H circuit, dummy 
compensation reduced the absolute variation of CLFf by a factor of 3.3, whereas the 
proposed scheme gave a 2.9 fold improvement. 
As previously noted, we are not so much concerned with the CLFf absolute values, but 
rather the non-linear variations in CLFf. The end-point straight line approximations 
included in Fig. 6-16 (the dotted lines drawn between the end-points of each graph) show 
that the proposed scheme virtually eliminates such variations, therefore, greatly improves 
the performance over the uncompensated and the dummy compensated S&H circuits. To 
support this observation the total harmonic distortion (THD), introduced by these S&H 
circuits, was examined. For this the sampling of a full-scale 1kHz sine-wave signal (i.e. 
with 1.5V amplitude and + 1.5V offset) at a sampling rate of 64kS/s was simulated. The 
levels ofTHD and the corresponding harmonics found are listed in Table 6-1 below. 
Harmonic Uncompensated Dummy Proposed circuit Calculated for the 
No. circuit compensated Fig. 6-15c) proposed circuit 
Fig. 6-15a) circuit using 
Fig. 6-15b) Eqns. 1-4 to 1-6 
and Eqn. 6-11 
2 -68dB -86dB -llldB -lOldB 
3 -98dB -76dB -l26dB -115dB 
4 -106dB -86dB -l36dB -127dB 
5 -l2ldB -104dB -l42dB -138dB 
THD -68dB -74dB -llOdB -lOldB 
Table 6-1: Simulation results for THD and harmonics on a full-scale 1kHz sine-wave signal, 
sampled at 64kS/s. 
The reduction in THD was more than two orders of magnitude over the uncompensated 
circuit, and more than a factor of 60 over the dummy compensated circuit. The agreement 
between simulation and mathematical description (Eqn. 6-11) of the proposed scheme is 
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reasonable. The 9dB difference between the two (see Table 6-l) is not a serious concern 
since it appears at very low levels of TIID, and may simply have been the result of 
modelling tolerances: the calculation and simulation did not employ the same transistor 
models (the simulation utilised a SPICE Level 3 model and the calculation employed a 
SPICE Level 1 model). 
It should be noted that, according to Eqn. 6-11, the signal dependent component of CLFf 
for the proposed scheme, and therefore its contribution to THD, is independent of the clock 
fall-rate. Other advantages of the proposed circuit include a reduction in aperture jitter, a 
benefit that derives from the independence of VHT on V;n: if the fall rate, U, of VGI is 
constant then the time spent in the "ON" region during turn-off will be constant i.e. the 
aperture delay will be constant). Furthermore, only a single clock signal is needed (the 
dummy compensation scheme requires two clock inputs), and minimum feature size 
devices can be used throughout. This reduces CLFf, and possibly area consumption (the 
dummy compensation also requires that the switching device is approximately twice as 
wide as the dummy device). It will be appreciated that, if the circuit was implemented as 
suggested the signal source must sink Ibias. which may not always be acceptable. Variations 
of this circuit in which the signal source does not have to sink Ibias can be realised easily. 
An example of such a circuit is shown below: 
er Clock 0 i M3 _L M4 
- I bias 
M2 iT I TI\ 
as 
Ynn Ml ~ 
0 TIT I 0 Yin V out 1 I bias I eh 
Fig. 6-17: Example of a CLFT Iinearised S&H circuit with reduced DC loading of the signal 
source. 
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6.2.4 Summary and conclusions for the S&H circuit with linearised CLFT. 
It has been shown that the detrimental effects of the CLFT's non-linear signal dependency 
on se circuits can be greatly reduced by maintaining the pass-transistor's channel charge 
constant, i.e. making its "ON" resistance independent of its Source potential. 
A simple circuit that significantly reduces distortion introduced by the sampling process 
has been presented. The proposed scheme's CLFT exhibits a near linear signal dependency 
that can be described in terms of a DC offset and a gain error, both of which could be 
compensated for in either pre-processing or post-processing, if deemed necessary (e.g. with 
auto-zero and automated gain control facilities). This signal dependent component of 
CLFT was, to first order approximation, found to be independent of the clock fall-rate. 
Simulation in PSpice indicate that the simple analytical model (Eqn. 6-11) adequately 
predicts the CLFf, and CLFT induced distortion, of the proposed circuit. This was also 
confirmed by measurements on test silicon, the results of which are reported later in 
chapter 7.4). 
Other benefits are that the proposed circuit's aperture delay is independent of Vin 
(assuming a constant fall rate U of V Gl the time spent in the "ON" region during turn-off 
must be constant since VHT is constant) and that its aperture jitter should also be reduced (a 
benefit that derives from the independence of VHT on Vin; see chapter 1.4.3). Furthermore, 
the circuit uses only one type of transistor and does not require separate wells, making it 
suitable for any MOS technology. 
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7. Measurement results from the test chip. 
Measurement results from a custom IC, realised on the AMS 0.8(.lm mixed-signal CMOS 
process, are presented. These are compared to results from PSpice transient simulations, 
which employed a BSIM3v2 transistor model, and CLFT calculatiO!JS which employed the 
circuit-relevant analytical models presented in this thesis. Reasonable agreement between 
measurements, calculations and simulations is shown. The PSpice simulations using the 
BSIM3v2 model tended to track observed behaviour more closely than the CLFf 
calculations, which used the less sophisticated SPICE Level 1 model parameters. 
Results from three different S&H configurations are being reported in this chapter: the 
basic S&H, the linearised S&H (which was presented in chapter 6.2) and S&H circuits that 
employ BP-TSD (see chapter 6.1.3.3). 
The results from the basic S&H circuit show the predictions about the CLFT induced 
distortion made in chapter 4 to be valid. 
Results from the linearised S&H indicate that this circuit can reduce CLFT induced 
distortion significantly. It was found that 1NL = 0 could be achieved for specific clock fall-
rates, U. This result was anticipated by the PSpice simulations, but not by the analytical 
model (Eqn. 6-11) which predicted 1NL of the linearised circuit to be independent of U. 
The evaluation of the S&H with BP-TSD showed the circuit to perform as expected. The 
CLFf reduction achieved was close to predictions from both PSpice simulations and the 
analytical model (Eqn. 6-7). Compared to PSpice simulations, the analytical model was 
found to consistently overestimate the maximum level of CLFT reduction that could be 
achieved with the BP-TSD. This could be attributed to the saturation mode contribution to 
CLFf (see chapter 3), which had not been considered in the analytical models for CLFf. 
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7.1 Description of the test-chip and measurement setup. 
The test-chip was manufactured through the EUROPRACTICE program. It was realised on 
the AMS CYE process, a twin-well O.Sf..lm mixed-signal CMOS process (see Appendix E 
for process specifications) on p-epi substrate. The floorplan and the pin-assignment of the 
test-chip have been included in Appendix F, and detailed schematic diagrams for the IC 
can be found in Appendix G. 
The test-chip expected the S&H input voltage, Vin. and the bias current for the linearised 
S&H, !bias. to be supplied from external sources. The clock signal could come from either 
external or an on-chip ramp generator. The external clock generator used could provide 
clock signals with constant fall-rates of between 333MV/s and 325kV/s. The fall-rate of the 
on-chip ramp generator was programmed by an external current, Iclk· The higher this 
current the higher the fall-rate was. With this internal ramp generator fall-rates of between 
an estimated 31GV/s and l.3MV/s could be produced. Fall-rates up to l.SGV/s were 
verified by measurements (fall-rates greater than about I.SGV/s could not be verified due 
to bandwidth limitations of the equipment used). 
The output voltage from the S&H circuits was buffered and level shifted using PMOS 
source followers and single-stage operational amplifiers in unity gain configuration before 
bringing the signal off-chip. 
For each of the S&H circuits investigated three combinations of pass-transistor size and 
hold capacitor size were realised on the test-chip, with a view that the maximum CLFT of 
each of the circuits would be in the region of 30mV to 40mV (the maximum value of 
CLFT was chosen as the main design criteria for the S&H circuits due to accuracy 
considerations and limitations of the available measuring equipment): 
l. Minimum size transistor: W drawn = 2.0f..lm, Lctrawn = O.Sf..lm and Ch = 0.1 pF. 
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2. Long and narrow transistor: Wdrnwn = 2.0J..lm, ~rnwn = 8.l5J..lm and Ch = 15xO.IpF except 
for the linearised S&H where Ch = 2xO.IpF. 
3. Large, square transistor: W drawn = 8.8f..lm, ~rawn = 8.l5J..lm and Ch = 80x0.1 pF except for 
the linearised S&H where Ch = 24xO.lpF. 
Batch characterisation data provided by the foundry showed that the actual test silicon was 
close to typical (see Appendix E). Thus all PSpice simulations results presented in this 
chapter were derived from the, foundry supplied, BSIM3v2 model for typical, and all 
analytical model calculations employed the following transistor parameters, again derived 
from typical: VTO = 0.844V, y = 0.6749V·0·5, <JlF = 0.3956V, VL = V8 = OV and VH = 5V. 
The remaining parameters, which vary with transistor size, are listed below: 
1. For a minimum size transistor: W = l.2J..lm, L = 0.66f..lm, 13 = 18l.lf..lAN2, Cox= l.708fF 
and Col = 0.694fF. 
2. For a long and narrow device: W = l.2J..lm, L = 8.0J..lm, 13 = 14.92J.1NV2, Cox= 20.73fF 
and Col= 0.694fF. 
3. For a large, square transistor: W = 8.0J..lm, L = 8.0J..lm, 13 = 99.5f..lAN2, Cox = 138.2fF 
and Col= 3.055fF. 
The parasitic extraction tool in the Mentor Graphics design suite, that was used for the 
layout of the test-chip, did not work at the time. Back-annotation of layout parasitics into 
the circuit designs thus could not be performed. Manual estimates of the bottom-plate 
capacitance were used instead in the assessment of the BP-TSD. For all other circuits the 
parasitics were assumed negligibly small. 
Some error in the absolute levels of CLFT derived from PSpice simulation and calculations 
can therefore be expected when comparing these to measured data. In circuits using small 
devices these discrepancies will be worse than in circuits using large devices; because 
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processing variations and parasitics are disproportionately larger for small geometries than 
for large geometries (e.g. a change in gate length of 0.1f..lm represents a variation of 12.5% 
for a 0.8f..lm long device, whereas it presents only a 1.25% variation for a Sf..lm long device). 
For this reason most results presented in this chapter will be from circuits using large 
geometry pass-transistors. 
7.1.1 The test-rig. 
A circuit specific test-rig was designed and built for evaluating the test-chip. This test-rig 
consisted of supply regulators, voltage references, 16-bit D/A converters, buffer amplifiers 
and voltage to current converters. These provided power, the DC input voltage for 
evaluating the S&H circuits, V;0 , and the bias currents for the test-chip. The test-rig also 
provided high-speed buffer amplifiers and 16-bit AID converters for buffering and 
measuring the test-chip's S&H output signals. Opto-couplers and some control circuitry 
facilitated interfacing of the test-rig to a PC, which controlled the measurements and stored 
the raw data for further processing. The circuit diagrams of this test-rig may be found in 
Appendix Hand a brief description of the setup is included in Appendix I. 
The test-rig could provide V;n between -0.1V and 4.9V, which could be increased in steps 
of 76.3f..lV. The LSB size of the test-rig's AID converters, used for measuring the S&H 
output voltage, was 62.5f..lV. 1NL of these AID converters was specified at < ±0.004% of 
full-scale range (by the manufacturer), corresponding to an INL of< ±164f..lV. 
The external clock source employed was capable of producing clock signals with constant 
fall-rates of between 333MV/s and 325kV/s. The clock high voltage was VH = 5.0V and 
the clock low voltage was VL = OV. 
165 
7.1.2 The CLFT measurements. 
Only DC input voltages were applied to the test-chip. S&H output voltages were measured 
both just before the sample to hold transition and after it. Each measurement was averaged 
over 8 consecutive AID conversions, and 11 sample-to-hold transitions were performed for 
each test point (i.e. for a particular setting of U, Vin and Ibias if applicable). Data was 
collected from 9 ICs and averaged. Each testpoint consisted therefore of the averaged 
results from a total of 792 AID conversions. 
Taking two sets of measurements for each sample-to-hold transition, one just prior to the 
transition and one immediately after it, makes it possible to calculate two separate transfer 
characteristics for each S&H: one for the sample mode, or track mode, and one for the hold 
mode. Non-linearities introduced by circuit elements common to both measurements such 
as the S&H output buffer amplifiers and AID converters will affect both transfer 
characteristics in the same way. In fact, the only difference between the two transfer 
characteristics arises from the CLFT error. Therefore finding CLFT could not be easier: it 
simply is the difference between the circuit's output voltage in track mode and its output 
voltage in hold mode. This difference needs to be corrected for any gain error in the signal 
path (which can be found from the track mode transfer characteristic) to arrive at the true 
value for CLFT. 
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7.2 Evaluation of the basic S&H circuits. 
The measured 1NL and CLFf data from two basic S&H circuits is presented. These two 
circuits differ only in the size of the pass-transistors and hold capacitors they employ. 
Clock 
D 
1 Ml 
0 IT I D Yin V out 
rch 
Fig. 7-1: S~hematic for the test-chip's basic S&H circuits. 
One circuit was a S&H with minimum feature-size pass-transistor (drawn dimensions were 
W drawn = 2.0J.1m, l.Irawn = 0.8J.Lm) and Ch =0.1 pF; the other S&H employed a large, square, 
pass-transistor (drawn dimensions were Wdrawn = 8.8J.1m, l.Irawn = 8.l5J.Lm) and Ch = 8.0pF. 
The measured data from both circuits is compared to results derived from calculations 
using the single-lump model and to data from PSpice transient simulations. The parameters 
used in the single-lump model calculations were the ones listed earlier in section 7 .I, and 
the PSpice calculations employed a, foundry supplied, BSIM3v2 model. 
7.2.1 Measured results using an off-chip clock source. 
Contour plots of CLFf and 1NL data for the two basic S&H circuits are shown on the next 
two pages. The clock for the measurements was supplied from an off-chip source. Plots for 
the S&H with the minimum feature-size pass-transistor are reproduced in Fig. 7-2, and for 
the S&H with the large, square pass-transistor in Fig. 7-3. The six plots in each figure are 
arranged in columns. The three plots in the first column show CLFT for: the single-lump 
model, PSpice simulations and measurement results. The 1NL plots in the second column 
are, again, in the same order. 
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Fig. 7-2: CLFT and 1NL for the basic S&H with W = 2.0J.lm, L = 0.8J.lm and Ch = O.lpF. 
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Fig. 7-3: CLFT and INL for the basic S&H with W = 8.0J.Lm, L = 8.0J.Lm and eh= 8.0pF. 
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Considering that all parasitics were assumed negligibly small, there clearly is a very good 
match between measurements, simulations and calculations, for the S&H with a large pass-
transistor. The largest difference between the plots clearly is at low U, where the sensitivity 
of CLFT to V in is noticeably larger for the measured data than for the predictions. This is 
clearly visible in the plot below, which combines the CLFT results from measurements, 
simulations and calculations for U = 325kV/s in one plot: 
-1.95r------.-------.-----....-----.-------.-------. 
CLFT[mV] 
..... 
..... 
PSpice s imulation 
calculated 
-4.05 
-4.35 0 o.s 1.5 2 2.5 3 
V~nM 
Fig. 7-4: CLFT for the basic S&H at U = 325kV/s; W = 8.0J.Lm, L = S.OJ.Lm and Cb = 8.0pF. 
The steeper gradient of the measured CLFT can be explained by a larger than anticipated 
Col contribution: at low U the dCLFT/dVin is proportional to -C0 1 (see chapter 4.3.3.2). The 
actual Col for this S&H circuit appears to be about 50% larger than assumed in the 
calculations and simulations. 
The plots for the S&H with the minimum feature size pass-transistor show much greater 
deviation between measured and predicted CLFT (see Fig. 7-2). The overall behaviour of 
CLFT appears to be modelled correctly, but the magnitude of CLFT is either too large 
(single-lump model) or too small (PSpice simulation). This is even more apparent in the 
INL plots for the circuit. Here, the relative behaviour of the INL is recreated faithfully, but 
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the magnitude is approximately a factor of 5 too small for the PSpice simulation and about 
a factor of 3.4 too small for the single-lump model calculations. 
Because of this large discrepancy between measured and predicted behaviour, in the S&H 
using minimum feature size devices, results for the other S&H circuits (the S&H with BP-
TSD, and the linearised S&H) will be reported only for circuits using large devices. 
7.2.2 Measured results using the on-chip ramp generator. 
The plots in this section show measured performance of the basic S&H when employing 
the on-chip ramp generator as a clock source. 
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Fig. 7-5: Measured results for CLFf and 1NL of the basic S&H circuits using the on-chip 
ramp generator; W = 8.01J.m, L = 8.01J.m and Ch = 8.0pF. 
The 1NL plot clearly shows 1NL changing sign from positive to negative at Uo :::::: 520MV /s, 
which is not far off from an initial estimate UMRo = 750MV/s which is found by solving 
INLMR = 0 for U (for INLMR see Eqn. 4-21). 
The 1NL plots, (Fig. 7-3 and Fig. 7-5) also show that the recommendations for minimising 
distortion, made in chapter 4, are valid. Clearly, INL is smallest at Uo, but it is also fairly 
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sensitive to U, particularly for U < Uo. Low U are definitely best if small 1NL and low 
sensitivity to U is required. The next best solution is to use very high U. This may not 
always be achievable, especially for short channel devices, where U well in excess of 
30GV/s (corresponding to tr< 160ps) are required as the next figure shows: 
3 3 
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b) 1NL [0.1%], measured 
Fig. 7-6: Measured results for CLFT and 1NL of the basic S&H circuits using the on-chip 
ramp generator; W = l.lJ.im, L = 0.66J.im and Cb = O.lpF. 
The actual condition for fast turn-off, as defined in chapter 4, was U » 0.5pV2HT/eh. 
Assuming V in = 1.5V this relation evaluates to U » 4.5GV Is for the S&H with the 
minimum feature size pass-transistor CP = 181.1~2 and eh= O.lpF), and u)) 31MV/s 
for the S&H with the large, square, pass-transistor CP = 99.5~2 and eh= 8.0pF). The 
INL plots show, that U ~ 0.5PV2HT/eh must be avoided if low 1NL (and low distortion) are 
to be achieved. 
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7.3 Evaluation of the bottom-plate TSD S&H circuit. 
S&H circuits employing a bottom-plate TSD (BP-TSD) were realised on the test chip. The 
BP-TSD was a minimum feature size NMOS transistor whose Gate voltage was controlled 
by an external current source, Ibias· The schematic diagram for the circuits is shown below. 
Clock 
0 j_Ml 
0>---------'T I 
V in 
~ias 
Fig. 7· 7: Schematic for the test-chip's S&H circuits that employ BP· TSD. 
V out 
The data reported on in this section was derived from measurements, calculations and 
simulations on a circuit using a large geometry pass-transistor, M 1, with W draw = 8.801J.m, 
L.iraw = 8.l51J.m. The circuit's hold capacitance, Ch, and its bottom-plate capacitance, Chb, 
were estimated from the actual layout geometry data and the factory provided area and 
fringing capacitance data: Ch = 8.48pF, Chb = 1.26pF. Other parasitics were assumed to be 
negligibly small. The bias current, Ibias, and clock applied to the circuit, came from off-chip 
sources. Clock fall-rates, U, between 333MV/s and 32SkV/s were applied; VH = SV and VL 
= OV were used throughout. The CLFT reduction plots below show the relative magnitude 
of the CLFT for Ibias = 2SnA compared to CLFT measurements from the basic S&H (i.e. 
with no TSD present). 
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Fig. 7--8: Measured CLFf reduction for BP-TSD with Ibias = 2SnA. 
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Fig. 7-9: BSIM3v2 simulation result for BP-TSD with lbw= 25nA. 
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Fig. 7-10: CLFT reduction predicted by the analytical BP-TSD model (Eqn. 6-7). 
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Clearly, the measured data agrees remarkably well with predictions, even though 
calculations and simulations were only based on estimates of component size. Despite the 
overall agreement of the results there are some differences apparent, too. In particular the 
TSD model appears to be somewhat over optimistic in its estimate of the achievable 
reduction. This is especially noticeable for low V in and U ~ 20MV Is, where the maximum 
reduction was achieved. Here the PSpice simulation (BSIM3v2 model) appears to be closer 
to the measured result. This difference between the TSD model and simulation results can 
be explained largely by saturation mode effects as the following two plots show: 
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Fig. 7-11: Predicted CLFf reduction with only Unear mode operation ofMl considered. 
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Fig. 7-12: Predicted CLFr reduction with linear and saturation mode of Ml considered. 
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These two plots were derived from transient simulations similar to the ones described in 
chapter 3.4, where the impact of saturation mode on CLFf was examined. The first plot 
(Fig. 7-11) was derived from transient simulations of the circuit using a cut-down version 
of the SPICE Level 1 model which considered only two regions of operation: the linear and 
the cut-off region. This linear mode only model is identical to the one used in the 
development of the single-lump model (from which the analytical BP-TSD model of Eqn. 
6-7 had been derived). Essentially, the only difference between this simulation and the 
analytical BP-TSD model of Eqn. 6-7 was that the transient simulation assigned the pass-
transistor's Source terminal to the hold node, whereas the single-lump model (and 
therefore the BP-TSD model) incorrectly assumed that M1 's Source terminal was on the 
input side during turn-off. This difference in the assignment of M1 's Source leads to a 
small difference of the CLFf reduction plots for the BP-TSD model (Fig. 7-10), and the 
linear mode only transient simulation (Fig. 7-11) at low V;. and U "' 20MV/s (where the 
BP-TSD predicts slightly more reduction in CLFT than the linear mode only simulation 
does). Apart from this small difference the two plots are clearly identical. 
Similarly; the results from transient simulations that used a SPICE Level 1 model of the 
pass-transistor, in which both linear and saturation mode were considered, (Fig. 7-12) and 
the results of PSpice transient simulations which used the BSIM3v2 model (Fig. 7-9) were 
almost identical. Here, the two plots differ only in the slow switching region (i.e. for U $ 
2.6MV/s), where weak inversion effects, not considered in the Level 1 model, improve the 
effectiveness of the BP-TSD. 
Overall, the PSpice BSIM3v2 transient simulation and the SPICE Level 1 transient 
simulation with both linear and saturation mode considered come closest to the measured 
result. Both the BP-TSD model and the linear mode only simulation are somewhat over-
optimistic in their predictions of the maximum CLFf reduction achievable. This is 
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consistent with the latter two methods failing to take the saturation mode contribution to 
CLFT into account (see chapter 3). 
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Fig. 7-13: Measured CLFf [m V) for a) basic S&H without a BP-TSD, b) S&H with BP-TSD 
and Ibias = 25nA. 
Considering that the CLFT error voltage of the basic S&H without a TSD (shown in Fig. 7-
13 a) above) was only about -15mV at the point where the maximum reduction occurred 
(measured maximum reduction was 2.67 at U = 20.8MV/s, Vin = OV), and that the ratio of 
Cw'Chb was only about 6.7, it can be seen that the saturation mode contribution to CLFT can 
have a noticeable impact on the improvement achievable with TSD, even at small levels of 
Much larger Ch/Chb of~ 25, could have been achieved if Ch had been realised from large 
capacitor structures rather than the 80 x 0.1 pF capacitor array used on the test-chip. For 
Ct/Chb = 25, i.e. Ch = 8.48pF and Chb = 0.339pF, a greater than four-fold reduction in 
CLFT could have been expected as the two plots below show. Here, the impact of 
saturation mode effects on CLFT is much more apparent. For example, at U = 20.8MV/s 
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the BP-TSD model predicts a greater than four-fold reduction in CLFT for V in ~ l.OV, 
whereas the SPICE Level I simulation predicts this only for Vin ~ 0.5V. 
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Fig. 7-14: eLFT reduction predicted by the analytical BP-TSD model for ebb= 0.339pF. 
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Fig. 7-15: eLFT reduction with Unear and saturation mode considered, ebb= 0.339pF. 
S&H circuits, and SC circuits, that use bottom-plate sampling, or other multi-phase 
clocking schemes, in which the switch on the ground side (or bottom-plate) of the sampling 
capacitor (i.e. the bottom-plate switch) is turned-off before a signal-side switch in the same 
path, such as the circuit's described in [36] and [37], may also enter saturation mode and 
thus prove less effective than anticipated by the simple CLFT models (which ignored 
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saturation mode effects). It is therefore important that simulations, or calculations, of 
circuits that employ bottom-plate sampling, other multi-phase clocking schemes, or TSDs 
include saturation mode effects in their models of the pass-transistor. 
Another issue that concerns both BP-TSD and bottom-plate sampling is, that these CLFT 
reduction methods move the point of worst-case 1NL to higher clock fall-rates. The two 
INL plots below show this sruft toward higher U clearly. The one on the left shows the 
measured 1NL of the basic S&H without a TSD or bottom-plate switching, and the one on 
the right shows the measured INL ofthe S&H with BP-TSD and lbias = 25nA. 
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Fig. 7-16: Measured 1NL [O.t•lo] for a) basic S&H without a BP-TSD, b) S&H with BP-TSD 
and lbias = 25nA. 
Such a shift in INL to higher U is clearly beneficial in circuits where low to medium U are 
acceptable, as it leads to improved performance at these lower fall-rates (both INL and 
CLFT are lower; measured INL at U = 325kV/s was -0.0058% for the S&H with BP-TSD, 
and -0.00713% for the basic S&H). Alternatively, it allows the use of higher U while still 
meeting the desired performance specifications (the 1NL plot of S&H with the BP-TSD 
appears to be moved to U about 7 times higher than in the basic S&H). 
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For circuits that combine high clock fall-rates and BP-TSD (or bottom-plate sampling) this 
shift of the worst-case 1NL point to higher U may actually lead to increased distortion, 
while the level of CLFT is actually reduced. Fig. 7-13 shows this reduction in the absolute 
level of CLFT clearly (which is as much as a factor of 1.6 for U = 333MV/s). INL, in 
contrast has increased from less than -0.01% to almost -0.11% (a more than ten-fold 
increase in 1NL), as Fig. 7-16 shows. 
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7.4 Evaluation of the linearised S&H circuit. 
The merits of the VHT controlled, or linearised, S&H circuit were discussed earlier in 
chapter 4 and chapter 6.2 and an analytical model for the circuit's CLFf behaviour (Eqn. 6-
11) was derived. This model predicted that for such a S&H the distortion arising from 
CLFf would be independent of U. 
Linearised S&H circuits, similar to that discussed in chapter 6.2, were realised on the test-
chip. The schematic diagram for these S&H circuits is shown below. The clock signal, V;0 , 
and Ibias (which controls the circuit's VHT voltage) were all supplied from off-chip sources. 
Fig. 7-17: Schematic for the test-chip's linearised S&H circuits. 
The data reported was derived from measurements, calculations and simulations performed 
on a linearised S&H circuit which employed a large geometry pass-transistor, Ml (W draw= 
8.80J.1.m, Lctrnw = 8.ISJ.1.m). The transistor parameters used in the calculations are the ones 
listed in section 7 .l, I bias was between 200nA and 25J.I.A and Ch = 2.4pF. For PSpice 
simulations and measurements a clock with U between 333MV/s and 325kV/s was applied 
to the gate of M3 (the sample-to-hold transition for this circuit was on the rising edge of 
the clock). For the calculations (which used Eqn. 6-ll) it was assumed that the Gate 
voltage of Ml, Va.MJ, experienced the same rate of change as the input clock did (this 
assumption was made, simply because the exact fall-rate of Va,MI was not known, and 
could not be measured, since Va.MI was an inaccessible, chip internal, signal. 
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Fig. 7-18: CLFf and 1NL of the linearised S&H; W = L = 8~m, Cb = 2.4pF & lbw= 200nA. 
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Fig. 7-19: CLFf and 1NL oftbe linearised S&B; W = L = 8J.lm, Ch = 2.4pF & lbw= 25J.lA. 
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At low bias currents the circuit clearly behaves as anticipated by Eqn. 6-11 (see Fig. 7-18 
for Ibias = 200nA). The 1NL may be larger than predicted, but this is consistent with 
measurements from the BP-TSD and the basic S&H, where 1NL was also larger than 
predicted. Here, the measured 1NL is approximately -0.0153% (rising to -0.0173% at low 
U), the PSpice simulation predicts -0.00214% (rising to -0.00242% at low U) and Eqn. 6-
11 estimates -0.00278% (i.e. measured 1NL is about a factor of 7.7 larger than predicted by 
the PSpice simulation, and 5.5 larger than calculated from Eqn. 6-11). 
A direct comparison of the linearised S&H's 1NL to that of the S&H with BP-TSD shows 
that the linearised circuits' 1NL was about 3 times larger (i.e. -0.0173% compared to 
-0.0058% for the S&H with BP-TSD at U = 325kV/s). This was expected, as 1NL oc 1/Ch 
(see chapter 4); and the Ch of the linearised S&H was 3.3 times smaller than the circuit's 
with the BP-TSD (Ch = 8.0pF compared to Ch = 2.4pF for the linearised S&H). 
The picture is somewhat different for Ibias = 25f.lA, where the 1NL of the linearised circuit 
exhibits some sensitivity to U (see Fig. 7-19). Interestingly, this sensitivity of 1NL to U is 
very similar to the one observed in the basic S&H (see Fig. 7-5); only the magnitude of the 
effect is much reduced. Earlier, in chapter 4, it was shown that for the basic S&H, this 
sensitivity of 1NL to U arose only if VHT was signal dependent. 
Clearly, the VHT of the linearised S&H can not be totally independent of V;0 , otherwise 1NL 
would be independent of U. The plots of Fig. 7-19 show that this sensitivity of 1NL to U 
was anticipated by the PSpice simulations, but not by the analytical model (which assumed 
that the circuit's VHT was independent of V;0 , and therefore, that changes in U would only 
cause a change in the circuit's DC offset, but no change in INL, see chapter 6.2). 
The 1NL of the linearised S&H with Ibias = 25f.lA was measured at between -0.0024% (at 
fast rise-times, t,, of the external clock) and -0.0204% (at slow t,), while the PSpice 
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simulation predicted 1NL between +0.00809% and -0.00622%, and Eqn. 6-11 estimated 
1NL at -0.00278%, for the range ofU tested. 
Far from being a nuisance this sensitivity ofiNL toUcan be beneficial, as it makes further 
reduction of 1NL possible. The plot of PSpice simulation results for a linearised S&H 
circuit with fall-rate control of the pass-transistor gate voltage, V g,MJ, shows this benefit 
clearly (see Fig. 7-20 below). In this simulation, the fall-rate ofVg,MJ was controlled, rather 
than the rise-time, tr, of the clock voltage that was applied to the gate of M3, V g,MJ, (the 
latter method had been chosen for the circuit implemented on test-silicon). 
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Fig. 7-20: 1NL plot derived from PSpice simuJation of the linearised S&H circuit; Cb = 2.4pF, 
V L = VB = OV and lbw = 25f.LA. Here U of V g.MJ was controlled, rather than tr of V g,MJ· 
Comparison of this plot to the PSpice simulation result of Fig. 7-19 shows that both predict 
identical levels of 1NL at the extremes of fast and slow switching. The plots also show that 
1NL appears not to exceed these bounds for any U between these two extremes. This is an 
important difference to the basic S&H, where 1NL went through a much larger maximum, 
between these two extremes (see 1NL plot Fig. 4-4, which is for a basic S&H which used 
identical Ch and pass-transistor to the ones used for the simulation of Fig. 7-20). The 
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magnitude of the 1NL for fast switching is also much reduced if compared to the basic 
S&H's. Furthermore the linearised circuit's sensitivity of 1NL to U appears to be 
significantly smaller than the basic S&H's, as comparison of Fig. 7-20 to Fig. 4-5 shows. 
All these are very useful properties, as they suggest that a significant further reduction in 
1NL could be achieved by tuning U. The circuit biasing current also offers some control 
over 1NL, as the PSpice simulation result for the test-circuit's linearised S&H with !bias= 
12.5~ shows: 
12n 48n 192n 768n 3.07u 12.29u 
tr [s] 
Figure 7-21: 1NL [0.1%] of the linearised S&H; W = L = 8J.lm, Ch = 2.4pF & Ibiu = 12.5J.LA. 
The 1NL of the linearised S&H clearly is much reduced (compared to that of the basic 
S&H). The measurements performed on the circuit show, that significant further reduction 
in 1NL can be achieved by manipulating U and hias- It is suggested that further work be 
undertaken on this circuit idea, with the view to find an optimal solution for 1NL reduction. 
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8. Summary and Conclusions 
In summary, the clock-feedthrough phenomenon was introduced and its impact on the 
signal integrity of sample-and-hold circuits was studied. Analytical models for predicting 
CLFf were presented and their validity was confirmed by both circuit level simulations 
(using PSpice) and measurements on a test-chip. The testcchip was realised on a 0.8J..lm 
mixed-signal CMOS process. 
A general introduction to S&H circuits, indicating the specific performance measures that 
apply was given. The notion of the MOS transistor as a switch was introduced, and it was 
shown that the INL of a basic S&H (a S&H that consists only of a pass-transistor and a 
hold capacitor) was determined purely by CLFf. Thus, the INL of such a circuit was found 
to be a measure for the distortion that CLFf introduces to the sampled signal. 
A review of the relevant literature showed considerable non-linear signal dependency of 
CLFf. The single-lump model (an analytical, closed form solution, for the CLFf error of 
the basic S&H) was found to give an adequate description of CLFf. Some deterioration in 
the model's accuracy was shown to occur at both high and low clock fall-rates. The 
model's increased error at low fall-rates was attributed to weak inversion effects in the 
pass-transistor. At high fall-rates, the deterioration of the single-lump models arose from 
the pass-transistor entering the diffusion mode of conduction and from charge pumping 
effects. 
Also, in the course of this work it was discovered that saturation mode effects could 
adversely affect the accuracy of the single-lump model. This newly discovered, and 
previously unreported, saturation mode contribution to CLFf was shown to increase CLFT 
above the level predicted by the single-lump model. Measurements on a test chip showed 
that S&H circuits using TSD exhibited levels of CLFf that were higher than those 
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predicted by analysis based on the single-lump model. This saturation mode contribution to 
CLFT will also affect SC circuits that employ multi-phase clocking schemes (such as 
'bottom-plate sampling'), which are a special case of the class 'S&H circuit with TSD'. 
Again, CLFT will be larger than anticipated, if the saturation mode contribution to CLFT is 
neglected in the analysis of these circuits. 
Measurements showed that the use of TSD caused an increase in 1NL, if high clock fall-
rates were employed. For low clock fall-rates the INL decreased. 
The signal dependency of CLFT was analysed. It was found that CLFT introduces offset, 
gain and non-linearly signal dependent errors to the S&H output signal. This non-linearly 
signal dependent component of CLFT was identified as the source of 1NL in the basic 
S&H. Analysis of CLFT showed that both the gain error and 1NL, can be reduced, or 
indeed eliminated, by proper choice of circuit parameters such as pass-transistor size, hold 
capacitance, Bulk voltage, clock fall-rate and the clock high and clock low voltages. 
Combinations of these parameters were identified for which CLFT will become 
independent of the input voltage. Other combinations for which CLFT will be linearly 
dependent on the input voltage were also identified. For circuit applications where these 
methods could not be employed, recommendations and guidelines were established for 
how best to reduce INL. 
It was shown that careful choice of the clock fall-rate alone can significantly reduce INL. A 
clock fall-rate can be identified at which 1NL will go through a minimum. PSpice 
simulations and measurements on the test-chip confirmed the existence of such a 
m1mmum. 
New circuit ideas for reducing CLFT, and the CLFT induced 1NL, were presented. The 
previously mentioned TSD was one of these. The other was the linearised S&H circuit. In 
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this circuit the pass-transistor's Gate voltage was developed such that its Gate overdrive 
voltage in sample mode, V HT, was constant and independent of the input voltage (V HT = 
VGs - VT). Analytical models were developed for both the S&H with TSD and the 
linearised S&H. Simulations in PSpice and measurements on the test-chip showed good 
correlation with the analytical models on the whole. 
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8.1 Recommendations for further work. 
Several fields of work have been identified which could be investigated in further research: 
• In the course of this work the saturation mode contribution to eLFf was discovered (see 
chapter 3). This contribution to eLFf appears to reduce the eLFf reduction that can be 
achieved with TSD, bottom-plate sampling, or other multi-phase clocking schemes. The 
impact of the saturation mode contribution to eLFr on the performance of se circuits, 
in particular on circuits that employ multi-phase clocking schemes, should be 
investigated further. It is expected that se circuits with larger hold capacitance to 
bottom-plate capacitance ratios than achieved on the test chip will suffer more from this 
effect. 
• The impact of clock fall-rate on the INL, and therefore distortion, of se circuits that 
emp_\OY bottom-plate sampling (or other multi-phase clocking schemes) should be 
investigated further. Measurements on the BP-TSD circuits of the test-chip indicate that 
the 1NL of such circuits will be clock fall-rate dependent, and that bottom-plate 
sampling might lead to increased 1NL. 
• The application of clock fall-rate control to S&H, and other se circuits, with a view of 
reducing the eLFf induced distortion in these circuits. The analysis of the eLFr's 
signal dependency showed that significant reductions should be achievable (see chapter 
4). Results from measurements on the proposed linearised S&H (see chapter 6.2 and 
chapter 7 .4) indicate that application of clock fall-rate control to this linearised circuit 
might be particularly useful, and that very low levels of 1NL should be achievable. It is 
envisaged that circuits which 'tune out' eLFr induced distortion (i.e. 1NL), by 
automatically adjusting the clock fall-rate could be developed. This technique may 
prove also useful for SI circuits and other se circuits, such as Se integrators and filters. 
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• The impact of hold node impedance and of signal-source impedance on the 1NL of S&H 
circuits should be investigated further. Measurements, and simulations, ori S&H with 
BP-TSD showed that the increased hold node impedance of these circuits caused a 
deterioration in 1NL at higher clock fall-rates. It is expected that increased signal-source 
impedance will do the opposite and improve INL at higher clock fall-rates. 
• The effectiveness of the CLFf reduction techniques, and the applicability of analysis 
and models presented in this thesis (which were based on simple long-channel models 
of the MOSFET) to deep sub-micron technologies could be investigated. Measurements 
performed on a S&H using a pass-transistor with L = 0.66j.lm and W = 1.2j.lm indicate 
that the results are relevant to sub-micron technologies. 
• Investigation into the reasons why, at low clock fall-rates, the measured 1NL was 
consistently higher than the 1NL predicted by the PSpice simulations and the analytical 
model calculations could prove very fruitful. 
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List of Abbreviations 
Abbreviation Full Text 
ANN Analogue Neural Network 
BP-TSD Bottom-Plate TSD 
CLFf Clock-Feedthrough 
1NL Integral Non-Linearity 
MOST MOS transistor 
PT Pass-Transistor 
S&H Sample-and-Hold circuit 
se Switched-Capacitor 
SI Switched-Current 
T&H Track-and-Hold circuit 
THD Total Harmonic Distortion 
TSD Transient Suppression Device 
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Glossary 
Term Explanation 
Acquisition time Acquisition time is defined as the amount of time it takes a S&H to 
reacquire the analogue input when switching from hold to track 
mode. The interval starts at the 50% clock transition point and ends 
when the input signal is reacquired to within a specified error band at 
the hold capacitor. 
Aperture delay 
Aperture jitter 
The aperture delay is measured from when the control signal crosses 
the 50% point to when the output stops following the input. 
Another, similar, measure that is sometimes used is the effective 
aperture delay. It is the time between when the control signal crosses 
the 50% point to when the input signal was equal to the held value. 
Aperture delay is often determined for the mid-range point of a full-
scale input signal. The delay can be positive or negative, depending 
on whether the digital or analog path delay is longer. A positive figure 
means that the analog delay is shorter than the clock delay, i.e. the 
hold signal will be late. 
Aperture jitter or aperture uncertainty is expressed as an rms time 
jitter. It is the result of noise modulating the phase of the hold 
command. The noise source can be a combination of wideband 
random noise, thermal noise, power supply noise and digital noise 
resulting from poor grounding (e.g. ground bounce). 
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Bandwidth 
Capacitor 
soakage 
Dielectric 
absorption 
Droop rate 
Bandwidth specifies the (lowest) frequency at which a S&H circuits' 
small-signal gain is 3dB lower than its DC gain. This definition 
assumes that the S&H circuit exhibits low-pass behaviour. 
see dielectric absorption. 
Dielectric absorption is a dynamic error. It refers to the fact that not 
all of the dielectric polarisation takes place immediately when a 
capacitor is charged or discharged. Consequently there can be an 
appreciable residual charge (voltage) with a relatively long time 
constant, which can affect the final capacitor voltage appreciably. 
Dielectric absorption should be taken into consideration when 
choosing a capacitor for precision se applications, as the effect is 
influenced by the type of dielectric material used. The effect is less 
than 0.0 I% for Teflon, but may be several percent for ceramic and 
Mylar capacitors. 
The specification of this parameter is the residual voltage measured 
approximately one second after a capacitor is discharged (according 
to Ray Stata; "Operational Integrators"; Analog Dialogue; vol. I.; no 
I; Apriii967; published by Analog Devices, Inc., USA). 
Droop rate is the rate of change of an S&H's output voltage, when 
the S&H is in hold mode. 
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Feed through 
Gain accuracy 
Hold-step 
Integral Non-
Linearity 
Settling time 
Feedthrough is a measures for the extent to which a change in input 
signal is reflected at the output of the S&H, while the S&H is in hold 
mode. 
Gain accuracy characterises the deviation in gain from its nominal 
value. 
The step change of the output signal that can be observed during the 
transition from sample to hold, is known as hold-step. The hold-step 
is caused by charge being transferred from the switch and its control 
circuit to the hold capacitor during the switch turn-off. 
Integral non-linearity specifies the worst case deviation of the output 
from an ideal straight line approximation drawn through the end 
points of the static (or DC) transfer characteristics plot. It is 
commonly expressed in percent of the full-scale value of the output 
swing. 
Sometimes a best-fit straight line approximation (typically using the 
least-squares fit algorithm) instead of the end point straight line 
approximation is used. 
After the switch opens it takes the S&H some time to settle to within 
a specified error band around the final voltage; this is referred to as 
settling time. 
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Slew rate 
Total Harmonic 
Distortion 
Slew rate is the fastest, large-signal, rate of change that can be 
observed at a circuits output. It is commonly measured in V/s. 
Total harmonic distortion is therms sum of a signals' harmonics (2nd 
harmonic and higher) divided by the signals fundamental component 
(lst harmonic). 
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Appendices 
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A. The MOS transistor in weak inversion. 
211 
An N-channel MOSFET is considered in weak inversion if V os :5 Van; where Van is the 
modified threshold voltage that applies to a MOSFET in the weak inversion region (which 
is also known as sub-threshold region). In reference [34] Van was defined as: 
Eqn. A-1 
V, is the thermal voltage (k8T/q "'25.8mV at 300K) and n is the process dependent sub-
threshold slope factor (n is commonly in the range of between 1.0 and 3.0), which can be 
estimated using the following equation: 
Eqn. A-2 
Here q represents the electron charge, NFS the (strongly process dependent) fast surface 
state density, y the body effect parameter, C' ox the Gate oxide capacitance per unit area, (f)F 
the Fermi potential and V ss the Bulk-Source potential. 
For a MOS transistor in weak inversion the total charge of the minority carriers in the 
channel region and consequently the Gate-Source capacitance Cgs decreases exponentially 
with the Gate-Source voltage V0 s. For small Drain-Source voltages Vos where the 
proportion of the transistor's inversion layer charge associated with the Source Qs is 
approximately the same as the proportion associated with the Drain Qo the Gate-Drain 
capacitance Cgd will be approximately the same as Cgs· Under this condition (Qs "'Qo) the 
Cgs in the weak inversion region (i.e. for V os :5 Van) may be calculated using the following 
approximation [24]: 
nV1 
Eqn. A-3 
where Cgsm is the Gate-Source capacitance for V GS = V on· 
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Since it has been established that there will be minority carriers present in the channel 
region in weak inversion there will also be some transport current lds flowing. Like Cgs this 
current decreases exponentially with V as: 
Eqn. A-4 
where 10 is the saturation current in the device on the threshold to weak inversion, i.e. at 
and m: 
~(nvt)2 
I o = --'---''"'--
m 
Eqn. A-5 
Eqn. A-6 
m is generally in the region of 1 to 2. For modem sub-micron processes m = 1 (e.g. for the 
AMS process, detailed in Appendix E, m= 1.41 .. 1.19 for V ss= OV .. 3.0V). 
From Eqn. A-4 it becomes clear that lds saturates (i.e. becomes independent of V os) for V os 
greater than a few V,(= 2 .. 3V1) [1] and may therefore be approximated by: 
ldsat = lo e 
Eqn. A-7 
For V os much smaller than that lds will decrease approximately proportional with V os: 
nV1 
Eqn. A-8 
The interested reader may wish to consult references [1] & [34] for a more detailed 
discussion of MOS transistor operation in the weak inversion region. 
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B. Derivation of the differential equation 
given in [6]. 
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Solution to the differential equation of Sheu & Hu, 1984: 
First the expression for id must be fully expanded to expose the time dependency of id: 
t ct=~· (v gs- V T )·v d 
which expressed in terms of VHT and U is: 
t ct=~· (v HT- U·t )·v d (I) 
( because of v gs=v H - v s - U· t and V HT=v H - V s - V T) 
To find the solution to the following differential equation (which was given in the paper) 
(2) 
id must be substituted with the time-dependent expression (1): 
d ( cox) Ch·dtvct=-~·(VHT- U·t)·vd- Col t--2- ·U (3) 
This is a non-homogeneous linear differential equation ("inhomogene 
Differentialgleichung") of the form y· t- p( x J ·y=q( x 1 that can be solved in a two-step 
operation. First the time-dependent part of the expression i.e. the homogeneous differential 
equation ("homogene Differentialgleichung") is solved y· t- p( x J ·y=o then the method of 
variation of parameters ("Variation der Konstanten") is applied to arrive at the specific 
solution ("partikulaere oder spezielle Loesung") of the differential equation. See Kreyszig, 
pp. 33 and my own "Handgeschriebene Formelsammlung Mathematik: Zu 
Loesungsvefahren fuer spezielle Dgln. '-lineare Dgln.' ". 
Discarding the constant term we get the time-dependent expression (homogeneous 
differential equation): 
Bringing all terms containing vd to one side: 
and then integrating both sides (with respect to the respective derivative) 
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J -
1 
dv d=J vd ~· U. (t - V HT) dt eh u 
yields 
( )
2 ~·U V HT 
ln(v ct)=--· t- -- + K 1 
2·Ch U 
Raising both sides into the exponent of e leads to 
K1, being a constant, can for convenience be written as K 1 = ln(K), resulting in the 
following solution for vd: 
(4) 
; here vd is written as vd(t) to express explicitly that it is a function of time. 
Now the method of variation of parameters is applied to find an expression describing K. 
The following steps are involved in this process: 
d 
-first -v ctl t l must be found. 
dt 
- the solution to it is then substituted into (3) 
- and K is determined by integrating the resulting expression with respect to t. 
To find ~v ct we must differentiate (4) with respect to t. In this particular case the 
dt 
following steps are involved in finding the solution to the differential equation: 
First the product rule is applied { K' X+ X' K } : 
Then the chain rule is applied twice 
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before, finally, : t f( t J is solved, where f( t J=( t- V ~T) and a=:.~ h 
We have now found the solution to !!_v d as: 
dt 
Inserting this into (3) and solving forK (i.e. bring all terms containing K to one side of the 
expression) gives: 
( )
2 ~-U V HT 
I ct ( v HT)] 2 · c h. t - -u ( c ox) lCh·d/+K·~·U· t--u- ·e =-~·(vHT-U·t)·vd- c 01 +-2- ·U 
Substituting (4) for Vct gives 
( )2 ( )2 ~-U V HT ~-U V HT 
[ 
d ( vHT)] ~-t--u ~-t--u ( C 0 x) Ch·dtK+~·K·U· t--U- ·e =-~·(VHT-U·t)·K·e - C 01 +-2- ·U 
which is, after bringing all the terms containing K to the left side: 
Since ~-K· (U·t- v HT)+ ~-K· (v HT- U·t )=o this term can be written as: 
( )
2 ~-U VHT C 
--· t- -- c + ox 
!!_K·e2·Ch U =-u-( ol -2 \ 
dt c h ) 
From which we derive the following expression for!!.__ K: 
dt 
. ( C ) - R. U ( V HT ) 
2 
c + ox _f' -· t- --
!!_K=- ol -2- ·U·e2·Ch U 
ctt eh 
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Integrating with respect tot we anive at the following expression forK: 
-~ ·(U·t- V HT)2 
2·U·Ch 
e dt (5) 
; here we are using the term (u·t- v HT ) 2 in the exponent since it will allow us to perform 
the following substitutions more easily. 
Performing two consecutive substitutions of the integration variable on expression (5) 
leads to the desired expression for K. 
The first substitution is based on the relationship 
[ Ig(b) f( g( l)) -~ g( l) dt= d l g( a) f( y) dy 
wherein y=g! t l=U·t- v HT; a=o; b=t and consequently cty=~g( t l·dt=U·dt. 
dt 
This means that the following, actual, substitutions can be performed on (5): 
U·t- V HT=y and dt=Lcty 
u 
The new integration boundaries of (5) are now: 
t=U·t- V HT and o=- V HT 
And the new expression for K (after the first substitution) is: 
( 
cox) IU·t- V HT - ~ 2 
c 1+--
0 2 
K=- . 
c h -V HT 
·y 
2·U·Ch 
e dy 
Now the second substitution, based on the following relationships, can be made: 
Ia~ Jinvg(~) f( z) ctz= 
invg(a) 
where 
J
invg( ~) 
f( z )·~z dy= 
dy 
invg(a) 
d f(g(y))·-g(y) dy 
dy 
(5a) 
z=y-~; ~we;; ~·U·Ch dz= ·dy; a=- V HT; ~U·t- V HT and y=invg( z l= ·z ~ 
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Leading to the following, actual, substitutions in (Sa): 
The new integration boundaries for (Sa) are now: 
~ 
-~~-v HT ; for the lower boundary, and 
The final expression for K is therefore: 
for the upper boundary. 
~-(U·t- V HT) ~~ 2 
-z 
e dz (6) 
The same result for K could have been arrived at by just a single substitution in (5): 
The transformation would again be based on the relationship 
I
b j"g(b) 
f( g( t) ) -~ g( t) dt= 
dt g( a) 
a 
f( y) dy 
P?·U·C butthistime z:g(tl= ·(U·t-VHT) and dz=!!_g(t)·dt=..!._· h·dt. d t u ~ 
Resulting in the following, new, integration boundaries: 
Substituting these into (S) leads again to expression (6): 
( 
C 0 x) ~-(U·t- V HT) 
C +~~ P? 2·U·Ch ol 2 2·U·Ch K=- . . 
eh ~ ~ ~ 
- ·V HT 
2·U·Ch 
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2 
- z 
e dz 
Since I - z 2 1 r e clz=-·'1/n·err( z l it must follow that (6) can be rewritten as: 2 
which, because of- err(- z J=err( z ), can be arranged in the form 
K=-(eol +~).~·[err[ ~·(U·t-VHT)]+err( ~·VHT)] 
eh ~~ ~~ ~~ 
or indeed as 
K=-(eol +~).~··[err( ~·VHT)- err[ ~·(vHT- U·t)]] 
eh ~~ ~~ ~~ 
Inserting this equation forK into (4) yields the desired expression for vd(t): 
( )
2 
I C ) ~·U V HTc +~ --· t---ol 2 n·U·Ch ~ ~ 2·Ch U vd(tl=· ·~·[err( ~.yHT)-erf[ ~·(vHT-U·t)]]·e eh ~~ ~~ ~~ 
which can be rewritten in the form used by Sheu & Hu, 1984: 
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C. Examples of CLFT compensated circuits. 
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Fig. C-1: Dummy compensated open-loop track-and-hold circuit [39], [40]. 
Clock 
v. 
on 
AI 
Fig. C-2: Clock-feedthrough compensated open-loop S&H amplifier ('Watanabe circuit') 
[46]. 
V. 
on 
Ck2 C~l 
Fig. C-3: Gain-error, offset and clock-feedthrough compensated version of the 'Watanabe 
circuit' [ 46]. 
Cl 
>------o Vout 
A2 
Fig. C-4: Miller-enhanced track-and-hold circuit [50]. 
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Dl D2 
Mli M2 
Clock 0>-----------_._-1 
7 
I Cc AI 
Fig. C-5: Clock-feedthrough compensated integrator-type track-and-hold amplifier [45]. 
V· 1n 
<l>somple 
1M2o 
-svbstrote 
Fig. C-6: S&H amplifier [35]. 
<!>sample 
ck1 
VREF--~--.re----------~ 
ck2 
ck1 
Fig. C-7: Fully differential T&H circuit. 
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Vl 
A2 
V2 
ck2 
>-+--QUTP 
'>-----+--- OUTN 
ck1 
ck2 
Circuit shown in 
'Hold' mode. 
D. Schematics of the test circuit using 
discrete devices. 
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Fig. D-1: Board layout of test circuit using discrete devices. 
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40 
O OPA627 
How to set the jumper links for configuring the board 
Size of the switchin device: 
W=l. L=l 
W=l, L=2 
W=2, L=l 
Corn nsation circuit: 
No compensation 
"half-width dummy" 
"half-length dummy" open source 
"half-length dummy" open drain 
CMOS, uncompensated 
No. I 
No. 2 
No. 3 
No. 4 
No. 5 
No. 6 (switch: W=l. L=2) 
No. 7 (switch: W=l, L=2) 
No. 8 (switch: W=l, L=2) 
Notes: 
N-MOSFET 
6, 7,9 
6. 4, 11 
6, 4, 9, 10 
N-MOSFET 
27, 45, (31, 24, 28. 32, 44/{34&35*})0 
31, 17, {21&33} 0, 27·. 28, 34, 35* 
31,45+17+33',27.,28,34,35* 
31,45,20,27 •. 28.34.35* 
N.A. 
31, 42, 19, 24, 25, 28', 341,45 
3 I, 22, 20. 27•, 28', 33, 341 
(31 ). 20, 22, 27. 29', 33, 34' 
12, 27. (31. 24. 28. 32. 441 I 34&35* l >" 
31. 16, 20. n·. 28, 33. 34 
(31). 18. 27. 29, 43, 44.45 
31, I 8, 27', 28, 43. 44, 45 
31,24,27,28,43,44,45 
P-MOSFET 
5, 7,9 
5, 4, 11 
5, 4, 9, 10 
P-MOSFET 
27, 45, (30, 24, 28, 32. 441{34&35*))" 
30, 17, {21&33} 0, 27·. 28. 34, 35* 
30,45+17+33',27,28,34,35* 
30,45,20,27.28,34,35* 
30, 17+45°, 18, 27, 28, 33. 34, 35* 
30, 19,.24, 25, 28'. 341, 42. 45 
30, 20, 22, 27/26, 28 ', 33, 341 
30, 20. 22,27/26. 29', 33, 341 
12, 27. (31. 24, 28. 32. 441 { 34&35* ))" 
30, 16,20,27,28,33,34 
(30), 18. 27. 29, 43, 44,45 
30,27.28,43.43 .. 44,45 
30, 24,27,28,43,44,45 
Normally jumper 4 I will be closed to connect 'out,' to the input of the buffer amplifier. 
It is advisable to set the jumpers in ( ) to keep changes in the layout to a minimum. They are not necessary for the 
functioning of the circuit. 
• leaving jumper 3 I (30) open will take M3 completely out of the circuit; jumper 44 must be closed. 
with jumper 31 (30) closed and: 
-jumper 44 closed (34 and 35 open), all terminals of M3 are connected to GND ( +5V). 
-jumper 34 and 35* closed (44 open), the gate of M3 is then connected to the dummy clock and all other 
terminals of M3 arc connected to GND (+5V). 
"instead of jumpers 21&33 jumpers 2 1&32 or 32&45 could be closed. 
'the three jumpers can be closed in the following configurations: 
17&33, 45& I 7, 45&33, 45&17&33 
"jumper 17 or 45 or I 7 &45 set. 
' instead of the jumper a voltage source may be insened. Here it is used to change the bulk potential and therefore the 
level of inversion. i.e. the channel resistance can be changed. 
'if a voltage source instead of a jumper is insened the gate voltage of M3 can be controlled. This has the same effect as if 
the threshold voltage of the device was changed. 
• Here complementary clocks are used. In case of 
digital clock: jumpers I and 35 
"analogue clock": jumpers 2 and 36 
need to be closed. 
+ for a NMOS "compensating" device jumper 26 could be closed instead. This should not make any difference. The 
reason being that jumper 27 connects the capacitor directly to GND. whereas jumper 26 makes a connection to 
the bulk terminal of the "compensating" device (which. in the case of a NMOS device, is tied to the lowest 
potential in a circuit. i.e. GND). 
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E. Important parameters of the AMS O.SJ..tm 
process (CVE). 
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Important parameters of the AMS 0.8J.1m twin well, double poly, double 
metal mixed-signal CMOS process (CYE) on p-epi substrate. 
Parameter NMOS PMOS 
Min. transistor width (drawn; electrical) 2J.Lm; weff ~ 1.2±0.4J.Lm (33%) 2J.Lm; wdl ~ 1.2±0.4J.Lm (33%) 
Min. transistor length (drawn; electrical) 0.8J.Lm; L.rr ~ 0.66±0.11 J.Lm ( 17%) 0.8J.Lm; L,rr ~ 0.79±0.11 Jlm ( 14%) 
Typ. V m at W/L ~ 2J.110.8J.L; 20J.110.8J.L; 
20J.1120J.L 
0.75V; 0.72±0.10V; 0.82±0.07V -0.74V; -0.71±0.08V; -0.75±0.06V 
Surface mobilily,!Jo 463cm11Vs 167cm1/Vs 
.................................................................................... ···············································-····-·········-······ ········································································ 
Body effect y for a 20J.1120J.L device 
Charge carrier channel transit time. 
to= L2/~i(Vas-VT) 
Well doping density. Nsus 
Fast surface stale density, NFS 
sub-threshold slope factor. n 
Gate oxide capacitance per unit area, 
C'o, (lo, = 16±1nm) 
Gate-Source overlap capacitance, CGso 
Gate-Drain overlap capacitance. C000 
Gale-Bulk overlap capacitance. CGeo 
Max. Source-Bulk capacitance, Cseo 
Gale cap. of a min. size transistor in 
saturation (Vas= SV. V os= QV, V os= QV) 
'ON-resistance' of a min. size transistor 
(Vas=SV, Vs=QV, Vos= lmV) 
0. 73±0.09V" 0.45±0.04 v" 
23. I psxV /J.Lm1 64.6psxV fJ.Lm1 
0.835x 1011 llcm1V 0.483xl0 11 llcm1V 
2.03 .. 1.81 for V se~ OV .. 3V 1.63 .. 1.49 for V ss~ OV .. 3V 
2.16±0.13fF/J.Lm2 (6%) 2.16±0.13fF/J.Lm1 (6%) 
0.35±0.1fFIJ.Lm (29%) 0.35±0.1 fF/J.Lm (29%) 
0.35±0.1 fF/J.Lm (29%) 0.35±0. I fFIJ.Lm (29%) 
0.15±0.03fF/J.Lm (20%) 0.15±0.03fF!Jlm (20%) 
0.29fF/J.Lm1 + 0.23fF/J.Lm 0.49fFII!m1 + 0.21 aF/J.Lm 
c .. ,= 1.71 fF. c.,,~ 0.7fF c .. ,~ 2.05fF. c .. 1 ~ o.7fF 
2.5kQ 8.3kQ 
Saturation current. L ~ 0.8Jlm <IVasl = SV. 400J.LA/Jlm 195J.1NJ.Lm IVssl =QV & IVosl = 5.5V) 
······················································-··-·························· ···········································-························· ········································································ 
Minimum V0 s·""'"'""wn· L ~ 0.8J.Lm 9V -8V 
Note: Typical Reverse Breakdown Voltages are: N+ top·~ 17V, p+ toN-~ ISV and N'to p· ~ 45V 
Minimum Breakdown Vollages: Gate oxide~ !2V. Poly2-Polyl ~ 20V 
Type Area Capacitance Perimeter Capacitance 
Poly2- Poly I (Oxide thickness: 19.5± 1.5nm) 1.77+0.15-0.12fF/J.Lm2 (8%) 0.2±0.01 fF/Jlm (5%) 
Poly- Substrate 66±5aF/J.Lm1 (8%) 48±2aF/J.Lm (4%) 
................................................................................................................................................................................................................................. 
Ratio of Poly - Poly to parasitic capacitance 27 : I 4.2 : I 
Metal I - Substrate 29.5±2.5aF/J.Lm1 43.5±1.5aF/J.Lm 
Mctal2 - Substrate 16.5±2.5aF/J.Lm1 42±3aFIJ.Lm 
Mclall - Metal2 35+9-7aF/J.Lm2 5 1.5±4.5aF/J.Lm 
Metal I - Poly I 53.5±4.5aF/J.Lm1 5 I ±2aFIJ.Lm 
................................................................................................................................................................................................................................. 
Metal2 - Poly I 21 +5-3aF/J.Lm1 45±3aF/J.Lm 
Note: Typical coupling capacitances between two parallel shapes at min. spacing are 
Poly I ~ 40aF/j..!m, Metal! ~ SOaF/j..!m & Meta12 ~ 70aF/j..!m 
Type Sheet Resistance Temperature Coefficient 
Poly I resistance 23+5-3Q/D (+22-13%) 0.9 10·3 IlK 
................................................................................................................................................................................................................................. 
Poly2 resistance 27±6Q/D (±22%) 0.8 10·3 IlK 
N-well resistance 1.2k±0.2kQ/D (± 17%) 6.5 10·3 IlK 
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Comparison of measured batch data from the actual production run of 
the UoPOlFXF test chip to process specification parameters for the AMS 
O.Sj.llll double poly, double metal CMOS process (CYE). 
NMOS transistor Measured for batch ! Specification, typical 
Effective width for 211m drawn, Werr 1.250!-lm ! 1.211m 
································-····-···························································· ····························································-~---··························································· 
·--~~~.C.~i~~ .. !.~~~t-~f?.~.?. ... ~~-~--~-~~~~.: .. ~~~ .......... ?.:.~.~-~~-~ ..................................... .)..?.:.~.~~-~-········································· 
Poly field threshold voltage 15V ! >12V 
···v~-i~~-wiL··~··;o;;;o:8~········································ ··o:·638v·········································-ro·_·7·2·v· ···· ······································· 
.................................................................................................. ····························································-~---··························································· 
... ~.:.?.f?.:. .. ~~-~-~?.~~.?.~ ........................................... ?.:.S.~.~-~ .......................................... 1..?.:.~?.~ ............................................. . 
·--~~-~-;~~~;~~~;-~~-;;~~-it·~-: ....................................... ~:.~.~-~-~-~:.~ .. 1.'.~~-3·····················.1.~.·-~-~~-~-~~--~~~-=~························· 
.~.O.~t.e.!!~.c.t.X.!?.~.~.??.~~.?~.~~-~-i~.e. ................. ?.:?~~~~ ..................................... .L?.:?.~Y..·~··········································· 
... ~.~.r:t:a.~.e. .. ~~~i.l~.t~: .. ~ .. ~ .. I?.'!.~~.?.~ ........................... ~?.~.:~~-~~'Y..S. ................................ ~~~-~-~2~·S··· .. ······ .. ······················ 
Transconductance coefficient, 
98.8!!SN ! 100~-tSN 
KP = !!C'ox 
·································································································· ............................................................. ~···················--······--········--·-----------······--··· 
GC~te oxid
1
e capacitance per unit area, 2.l30fF/!1m2 !.' 2_ 16fF/~-tm2 
ox = Eox lox 
•••••••••oo•••••••••••••oo•••••••••••••••••••••""'""'""'"""'"""''"'"''"'""""''' ''"'''''''''''""'''•••••••••••••••••••••••••••••••••••••••~••••oo•••••••oo•"''''''""''''''"''''''''"''"'''"''""' 
Gate oxide thickness, t0 , 16.2nm ! l6nm 
............................................................................................................................................................... 1 ............................................................. . 
... 0.Y;;~~-~Y.~E;~.t~?..~.-~jy;~-~--~--s..:?.Y~ ..... --~~-1.~~~~---·······························L~~~~~~-~---································ 
... Yn..s .. ~~~-~~~~-~ .. !0..~.~--~--?.:~~I? .................................... ···1-~?~ ............................................. L~.~:.?.~ ............................................. . 
Poly2 - Polyl capacitor Measured for batch ! Specification, typical 
.~r.~.~ ~a..P.~~~t.a.~~-~ ..................... ······ ............ J:.?~~~'.~I?.~ ............................ ..J.J.-.?.?..~!.~.~2·································· 
Oxide thickness 19.56nm ! l9.5nm 
.............................................................................................................................................................................................................................. 
Sheet Resistance Measured for batch ! Specification, typical 
.. ~?.1?:_1········· .. ·····•· ··················. ······ ............................ --~~- .. ~~.C?. ...................................... j .. .Z..~~.C?. ········································ 
Poly2 26.5Q/D i 27Q/O 
............................................................................................................................................................... ~ ............................................................. . 
·--~~-~-~-~~-·-··· .................................................................... L.1.~~?.!.~ ................................... L.~:.Z..~.~-'.C?. ...................................... . 
Sheet Geometry data Measured for batch ! Specification, typical 
.. ~?.1?:1.~-~~~~-- . ··········· . .... ........... .. .. . ......... .... .... . ... ?.:.??.~~-~·-··········· ...................... ).?.:.~.~~-~-········································· 
Poly2 width 1.89!-lm l 1.9~-tm 
............................................................................................................................................................... ~ ............................................................. . 
·--~-~-~-~-ll··~·i·~-t~·-·························································· .... .. ~:?.?~.~---········ ........................... L~ ... ~.~~---························· ............... . 
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F. Floorplan and pin assignment for the 
custom IC. 
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Floorplan for the Test Chip UoPOlFXF 
The floorplan to the experimental IC, shown in Fig. F-1, reveals the locations of the 
different cells on the die. 
The pad cells, corner cells and the Control Word Register's nuclear cells (DFAQ, NA2 & 
1Nl) are proprietary SV digital standard cells for the AMS 0.8J.lm CMOS process (CYE). 
These cells were supplied with the AMS HitKit for Mentor Graphics. 
All other cells were designed and laid out by the author. The circuit diagrams of these full-
custom cells are located further in the back of this section. 
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Fig. F-1: Floorplan for the test chip. 
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Pin-Assignment for the Test Chip UoPOlFXF 
12 
13 
1 •1 
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Fig. F-2: Pinout for the test chip. 
Pin Port Function 
) 
3 
{ 
28 
?I 
?6 
1 CLKGND • GND for the ' control word register', clock circuits(' clk' ),'CapCell' & ' teststrus'. 
----------~--------------------------~------------------2 Din Serial input of the control word. 
----------~---------------------------------------------3 EN Enable input. H = setup determined by control word. L = all test circuits disabled. 
----------~---------------------------------------------4 Reset Reset input. L = all Bits of the control word are set to L. 
----------~---------------------------------------------5 preclk ° Connects to all circuits whose names end in '_Bal ', '_RGND', '_RCh' & 'teststrus' and 
to the input impedance controlled subcircuits (from now on referred to as ' Rln'). 
----------~-------------------------------------~-------6 elk + The signal the S&H gate signal is derived from. 
7 Cap • Connects to all '_Bal' blocks and to the outputs of the separate top level ' BufferAmp' 
and 'NSharedBuffer' circuits (which were included for performance evaluation). 
---~------~---------------------------------------------8 5VBuf VDD supply for the circuit select function ('Sel' port) on all ' fdcm_op Isink' blocks. 
---~------~-----------------------------------~-----------~~~-----~~a.!.~~!_~~-S~_!l!~~~.e.l~v~l-~~~~ ~~~~~<!!3~e!~~!!~r~.e.'.:..._ 
10 AGND • GND input to the analogue part of the S&H circuits (excluding Buffer amplifiers) 
11 Substrate • This Pin is bonded to the chip substrate (the back of the chip), not to a pad on the chip_! 
12 out1 • Output from the ' basic S&H', '_PCap' and the left side of the '_Bal' circuit blocks. Also 
output for the ' sh N2u0x8u15 RGND' and ' sh N8u8x8u15 RGND' blocks. 
---~------~--------=-----~--------=------~------------- -_!~~~~---~P~~£.~~~~~~~~~~~~~~~~~~1~~~~~~---------------
14 BuflGND GND for the outl output buffer stages ('Buffer Amp' blocks). 
l 5 Buf2GND • GND for the out2 output buffer stages ('Buffer Amp' blocks). 
---~------~---------------------------------------------_!~ ~~~---,_Y.Pp~~£1r~~~«:_o~~~~~~r-~~~~~~_!e~~~~~- ---------------
17 out2 • Output from the '_RCh', '_Rln' and right side of the '_Bal ' circuit blocks. Also output 
for the 'sh N2u0x0u8 RGND' block. 
_!~~!:Q.~·--~G~_!~.!_h~~t~~-=~~a!!..!_h~~uff~~~~~_!~~~rt_oE~_'!-.!~I~~~~L __ 
_ !~~~~F ____ ypp~~£1r~_!b.=~~~~-in_a_!!~~~cE_~n~.@l~..Y~..e<!._rt_oE.!_h.:.~.J~ll_:_~~~s2: __ _ 
20 SFBias Bias input for all PMOS source followers (' s foil'). Draw 100 to 300J.LA from pin. 
---~------~----------------------~----------------------21 BufBias Bias input for aiJ output buffers ('BufferA.mp'). Inject 50 to 100J.LA into pin. 
---~------~---------------------------------------------22 ClkSpeed Fall rate adjust for all local clock generators. Inject up to 2mA into pin. 
---~----------------------------------------------------23 capin • Wired to all ' Bal',' PCap' circuit blocks and to the ' teststrus' block. 
24 clkprobe Clock sense output. A 50+ I (approx.) capacitive divider connected to the gate of the 
active S&H switch. Output capacitance is about 5pF. 
---~----------------------------------------------------25 1 V • Wired to the Cap port on the 'CapCell' block AND ALSO supplying I V to the inverters 
driving the Sel port on all the ' s_foll' blocks. APPLY GND TO 6VSF AND SFBias WHILE 
--- ,_. ------ _!.~~~S.!_N~ ~~£.~!!'.:...----------------------------------
26 Dout Serial output of the control word. (Read control word back for verification purposes). ___ ,_ ___________________________________________________ _ 
27 DCik Data clock. The control word is transferred serially into, and out of, the 15-Bit FIFO 
---~------~~!~~P!~~~~~~~~~~~~~e~!~~~~~~~~~---------------
28 5VCik VDD supply to ' control word register', clock circuits ('_elk'), 'CapCell' & 'teststrus'. 
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Notes: 
!!! Signals applied to the IC must not exceed SV or GND !!! 
(The power lines 6VSF, 6VBufl & 6VBuf2 are the only lines that may carry up to 6V). 
The different patterned pin/pad symbols on the drawing of the bonding pad arrangement indicate the separate 
UO groups. Input signal range for each group's signal pads is determined by the potentials applied to the 
group's power supply pads. The protection diodes on the signal pads will clamp signals to each group's 
respective supply potentials. 
' All GND lines/pads are tied together in two ways: Directly, via the chips' scribe line metalisation and 
indirectly, via the substrate (the lowest potential in the circuit must be connected to the P-substrate). 
+elk: 
=> Local Bit= H: The falling edge is locally generated and the clock signal applied to the S&H gate is 
invened relative to the elk input. 
=> Local Bit= L: 
• For '_RCh' circuits the gate signal is invened with respect to elk. 
• For any other circuit elk gets applied directly to the S&H gate, i.e. its not being modified at all. 
0 preclk: 
=> If any '_Bal' block is selected: Apply a clock with a very slow fall rate to isolate the balanced S&H 
from the signal input IN before actually switching the S&H off (with the elk input). 
=> With a '_RGND' block selected: The current into the preclk pin controls the resistance of the 
transistor connecting the S&H's hold capacitor to GND. 
=> With an '_Rin' block selected: The current into the preclk pin controls the ON resistance of the 
transistor on the input side of the S&H switch (i.e. increased impedance of the signal source). 
Current is returned via the IN pin. 
=> With a '_RCh' block selected: The current into the preclk pin controls the ON resistance of the 
S&H's switch. Current is returned via the IN pin. 
=>For the 'teststrus' selected: Same as for '_RCh', however both terminals of the switch are externally 
available (IN & capin). 
Currents up to 0.5mA, at potentials up to 5V, may be injected into the preclk pin. This input is clamped 
to 5VCik and CLKGND via the pads input protection circuit. 
•cap: 
=> For a '_Bal' block selected this pin controls the switch that connects the reference capacitor to the 
hold-capacitor on the right-hand side of the S&H arrangement (H: ref. cap. is connected). 
=> Output for the top level 'Buffer Amp' cell. 
=> Output for the top level 'NSharedBuffer' cell. 
• out I & out2: 
=> See the control word selection matrix for which output gets activated when. 
. . 
capm: 
• IV: 
=> On the '_PCAP' block the pin is wired to the B, S & D terminals of the PMOS transistor that is 
acting as the hold capacitor in this circuit. 
=> The bottom plate of the '_Bal' blocks reference capacitor (0.1 pF) is wired to this pin. 
=> For the 'teststrus · this is the output pin of the respective RoN controlled switch. 
=> supply for the inverters driving the Sel pon on all the 's_foll' blocks. 
=> connected to the selected plate of a 4.9pF capacitor (49 x O.lpF capacitor array) while the 'CapCell' 
block is selected. 
CAUTION: The source follower circuits ('s_foll') may accidentally get turned on while performing 
parameter extraction on the 'CapCell'. In this case a great many circuits may draw substantial bias 
current which could cause the IC to overheat. Thus, when evaluating 'CapCell', it is best to tie 6VSF 
and SFBias to GND; in which case all internal nodes (in the inverters driving the Sel port on the 's_foll' 
blocks, the 's_foll' and the 's_foll_biascir' blocks) other than IV will be at GND potential, preventing 
any part of these circuits from turning on so long as none of these gets selected via an incorrectly set 
control word. 
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The Control Word 
The control word is 15 Bits long. Each Bit controls one line of the ICs internal control bus. The 15 
lines on the bus are, in this order, Local!, Col/! to Col8! and Row]! to Row6!. Here the 
exclamation mark '!' at the end of a name indicates that the signal is low-active. 
• Local! is set by the control words left-most Bit (the last to be clocked in). It indicates whether 
the falling edge of the clock shall be generated locally, or whether the external clock signal, elk, 
is applied directly to the S&H gate. It is generated locally if the corresponding Bit of the 
control word is set (H). 
• Coli! to Col8! are set by the control words next eight Bits. 
• Row 1! to Row6! are set by the control words final six Bits. 
Please note that the control word is inverted before being applied to the control bus. Thus if the 
Local Bit in the control word is H the Local! line will beL and therefore active. 
Circuit Selection Matrix 
The different circuits on the chip are selected by setting the appropriate Bits in the command word. 
The effect of the different Bits on the circuit configuration are as follows: 
• Row5 selects the toplevel cell 'Buffer Amp'. No other line/Bit is involved in this selection. 
• Row6 selects the top level cell 'NSharedBuffer'. No other line/Bit is involved in this selection. 
• Col8 is not connected (N.C.) to any circuit, i.e. is redundant. 
• All other cells are addressed in cross-bar fashion - a selection is made by activating one Row 
and one Co/line/Bit. The matrix below shows what circuit is addressed by which combination. 
I I I I I I 
Col l 1 2 1 3 1 4 1 5 1 6 1 7 
I I I I I I 
out! & out2 1 N.C. out! out2 out! N.C. 
I 
sh_N2u0x0u8 _Bal, sym. 1 1 S&H 1 _RGND 1 _PCap 1 _RCh 1 
------- -------r-------~------r-------r-------r-------r-------· 
2 out! & out2 1 out! & out2 1 out! 1 out2 1 out! 1 out2 1 out! 
I I I I I I 
sh_N2u0x8ul5 _Bal, sym. 1 _Bal, asym. 1 S&H 1 _Rin 1 _PCap 1 _RCh 1 _RGND 
------- -------r-------~------r-------r-------r-------r-------· 
3 out! & out2 1 out! & out2 1 out! out2 out! 1 out2 1 out! 
I I I I"· 
sh_N8u8x8ul5 _Bal, sym. 1 _Bal, asym. 1 S&H 1 _Rin 1 _PCap 1 _RCh 1 _RGND 
............................. ····························t-···························t .. ·······················t·························t··························t··························t··························· 
4 Top Plate 1 Bottom Plate 1 N.C. 2Su0xlu5 8u8x8u!S 2u0x8u!S 2u0x0u8 
I I 
CapCell 1 CapCell 1 teststrus 
Notes: 
No precautions have been taken to prevent multiple-circuit selections. It is therefore, in principle, possible to 
activate all cells together by setting all Bits in the command word H. This causes permanent damage to the 
circuit and must be avoided. 
! ! ! SELECTION OF MORE THAN ONE CIRCUIT MAY RESULT IN THE DESTRUCTION OF THE IC ! ! ! 
sym.: 
refers to the symmetrical arrangement of the bulk contacts around the device. A guardring type bulk 
contact implant was employed to collect as many of the charge-pumping generated charges as possible. 
Due to the symmetrical nature of the hold capacitor arrangement and the bulk implant CLFT should be 
identical on both hold capacitors (balanced), regardless of switching speed. 
asym.: 
refers to the asymmetrical arrangement of the bulk contacts around the device. The bulk contact forms a 
U shape enclosing only the switches Source implant. It is expected that this arrangement will display a 
different charge-pumping behaviour, i.e. that for higher switching speeds CLFT on the two hold 
capacitors should become unbalanced, as different amounts of charge get diverted from the source end 
and from the drain end of the switch to the bulk/substrate. 
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List of signals that may be applied to the IC. 
R D E R p c c I s 0 0 6 s B c c c I D D 
c i N e r I a N u 11 11 V F u I a I V 0 c 
Port L n s e k p b I I s B f k p k 11 I 
e c s I 2 F i B s i p I k 
B t I t a i p n r 
i k r s a e 0 
t a s e b Cell # t d e 
s e 
Pin Number - 2 3 4 5 6 7 9 11 12 17 19 20 21 22 23 24 25 26 27 
RESET - X X L X X X X X z z X X X X X z X L X 
----------
r-- ------ ---- -------------- r------ ------- -----· 
Control Word 
D" L H D" i Transfer - X X X X X z z X X X X X z X 
2u0x0u8_sym lis L H H c~ ck HIL V;. GfZ. q q 6V 1._ 1..., 1..., Vc ! IV D1s L 
2u0x0u8_S&H 13s L H H X ck X V in GfZ. q z 6V 1._ 1..., 1..., X ! IV D1s L 
2u0x0u8_RGND 14s L H H 1..., ck X V;, GfZ. z q 6V 1._ 1..., 1..., X ! IV D1s L 
2uOxOus_pcap 15s L H H X ck X V in GfZ. q z 6V 1._ 1..., 1..., 5V ! IV Dts L 
2u0x0u8_RCh 16s L H H 1..., ci X V in GfZ. z q 6V 1._ 1..., 1..., X ! IV o,_, L 
2u0x8u 15_sym 2ls L H H c~ ck HIL V;, GfZ. q q 6V 1._ 1..., 1..., Vc ! IV Dts L 
2u0x8u 15_asym 22s L H H c~ ck H/L V in GfZ. q q 6V 1._ 1..., 1..., Vc ! IV Dts L 
2u0x8ul5_S&H 23s L H H X ck X V in GfZ. q z 6V 1._ 1..., 1..., X ! IV Dts L 
2u0x8u 15_Rln 24s L H H 1..., ck X V;. GfZ. z q 6V 1._ 1..., 1..., X ! IV Dts L 
2u0x8u 15_pCap 25s L H H X ck X V;. GfZ. q , 6V 1._ 1..., 1..., 5V ! IV Dts L 
2u0x8u 15_RCh 26s L H H 1..., ci X V;. GfZ. z q 6V 1._ 1..., 1..., X ! IV Dts L 
2u0x8u 15_RGND 27s L H H 1..., ck X V;. GfZ. q z 6V 1._ 1..., 1..., X ! IV Dts L 
8u8x8u 15_sym 31s L H H c~ ck HIL V in GfZ. q q 6V 1._ 1..., 1..., Vc ! IV D1s L 
8u8x8u 15_asym 32s L H H c~ ck HIL V;. GfZ. q q 6V 1._ 1..., 1..., Vc ! IV 015 L 
8u8x8u 15_S&H 33s L H H X ck X V;. GfZ. q , 6V 1._ 1..., 1..., X ! IV Dts L 
8u8x8u 15_Rin 34s L H H 1..., ck X V in GfZ. z q 6V 1._ 1..., 1..., X ! IV D" L 
8u8x8u 15_pCap 35s L H H X ck X V;. GfZ. q : 6V 1._ 1..., 1..., 5V ! IV Dts L 
8u8x8u 15_RCh 36s L H H 1..., ci X V;, GfZ. z q 6V 1._ 1_. 1..., X ! IV Dts L 
8u8x8u 15_RGND 37s L H H 1..., ck X V;. GfZ. q z 6V 1._ I ... L., X ! IV Dts L 
CapCell 4lx L H H X GfZ. OV X X X z c, Dts L 
___ T~~~;g_e ___ X X X z z X r-- ------ ---- -------------- r------ ------- r-----· 
CapCell 42x L H H X X X X GfZ. Bottom Plate z z 
QV X X X X z c, o, .. L 
teststrus 44x L H H Vu. GfZ. 6V RoN IV Dts L 25u0xlu5 I_, X X z z X X X z 
----------
r-- ------ ---- -------------- r------ ~------ r-----· 
teststrus 45x L H H V in GfZ. 6V RoN IV Dts L 8u8x8ul5 I_, X X z z X X X z 
---------- r--- ------ ---- -------------- r------ r------- r-----· 
teststrus 46x L V in GfZ. 6V RoN IV Dts L 2u0x8ul5 H H I_., X X z z X X X z 
---------- r-- ------ ---- -------------- r------ r------- r-----· 
teststrus 47x L H H V in GfZ. 6V RoN IV Dts L 2u0x0u8 I_., X X z z X X X z 
Buffer Amp 5xx L H H X X q v .. GfZ. z 
-
6V X I_, X X z IV D,s L 
NSharedBuffer 6xx L H H X X q Vu. GfZ. : z 6V 1._ I_., X X z IV Dts L 
Table F-1: Signals to and from the IC. 
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Notes: 
• All GND pins (pin number: I, 10, 14, 15 & 18, i.e. ports: CLKGND, AGND, Buf!GND, Buf2GND & 
SFGND) must be connect to GND at all times. 
• +5V power pins (pins number 8 & 28, i.e. ports SVBuf & SVCik) must always be supplied with +SV. 
• +6V power pins (number 13 & 16, i.e. ports 6VBufl & 6VBuf2) must always be supplied with +6V. 
• Normal typeface indicates an input type or a passive-type port. 
• Italics indicate an active-output type pan. 
• Boldface indicates a bi-directional port; i.e. one which, depending on the control word, may either 
be input or output. 
Legend to Table F -1: 
RCL The first number of the "RCL Bit#s" stands for the 'Row' number, followed by the 'Col' number 
that must be selected to activate a particular cell. lt concludes with the 'Local' bit. Bit order in the 
"RCL", starting with the MSB, is: R6 R5 R41 R3 R2 RI CS I C7 C6 CS C41 C3 C2 C I Local. 
(E.g. to select the 2uOxOu8_PCap cell the control word must be 220h (hexadecimal) for Local = L 
and 221 h for Local = H). 
CARE MUST BE TAKEN TO SELECf ONLY ONE CELL, THE IC MIGHT GET DESTROYED OTHERWISE. 
s set 'Local' bit to logic H to enable the internal (local) ramp generator. 
h- Current injected into the pin. 
I-? Current flowing out of the pin. 
i Data is accepted on the rising edge of the clock . 
.!. The falling edge of the S&H gate signal appears on this, passive, output. 
c,. A clock with a slow falling edge. The transition must settle before the main clock may change state. 
ci The S&H gate signal is inverted to the elk input signal (track-hold transition on i of elk input). 
ck The main clock: 
Local = L: The elk input signal is applied directly to the S&H gate (track-hold transition on .!. 
of elk input). 
Local = H: The S&H gate signal is "local" and inverted with respect to the elk input signal 
(track-hold transition on i of elk input). 
L Logic L (GND) 
H Logic H (+SV) 
HlL Either H or L may be applied to the pin. With 'H' applied an additional O.lpF capacitor is switched 
in between the output side of the '_sym' or '_asym' circuit that is selected and the 'capin' pin. With 
'L' applied the additional capacitor is removed and the '_sym' or '_asym· circuit is now exactly 
symmetrical with regards to the circuit elements connected to the pass-transistor drain and source. 
Grz Pin may be grounded or left floating. 
z An output in a high impedance state. 
q An active outpllt. 
x Means either an undetermined output or a 'don't care' input. 
Ye Depending on the test, either a DC or AC voltage may be applied to this pin. 
C, The capacitance of the device under test may be measured on this pin. 
RaN The ON resistance of the device under test may be measured between this and the IN pin. 
Please refer to the section "Pin-Assignment for the test chip" for further information on the 
different uses that the IC pins have. 
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G. Schematics of the custom integrated 
circuit. 
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Fig. G-30: teststrus 
Fig. G-31: Swit_GND 
::> 
a:J 
> 
U) 
.3 
-o 
2 
u 
Q) 
c 
c 
0 
u 
NOO 
NOO 00 
Q_ 
0 
f-
u 
258 
r-
"' 
" c.D"' 
er>'< 
~ 
lo 
'--
Q_ 
(() 
(_) 
i' 
> 
.3 
-o 
2 
u 
Q) 
c 
c 
$ 
3 
0 
~ 
NOO 
NOO 00 
00 LJE 
E 
0 
0 
m 
CJ 
z 
C) 
Fig. G-32: CapCell 
H. Schematics for the custom IC test-rig. 
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Schematics for the Base Board of the test-rig (BASE.DSN). 
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Schematic for the Analog/Digital converter to Base Board 
interface board (Base-AD2.DSN). 
269 
N 
-.J 
0 J25 JZ2 .oto;['T.!Ial axcrT-•-
,-.,~!-, --!--,---!-, M• 
~=· 
d 
_, 
JSO I ~~ 
J38 .141 
KICJIIl'T·I- 80CICI!'l·1-
J27 
OOOIZ"f·!IW 
-
Romarta: 
With JP1 & JP2 the two AID convertar lnputa can 
a) for calibration purpoaoa be connoctsd. 
b) be connected ta 1N' and ·our alllla olpertmentalampllllor 
atructurea (BuflorAmp & NSharadBuflor) an tho UoP01 FXF I C. 
c) probe any two algnala using test ta.ac1a ttud can be 
plugged Into the 1mm Jumper-link aockala. 
J"' 
.aac:rr-·-! 
_, 
J57 
~.:t> ~.~ 
J58 
.rye ~ .. ~ 
_,., 
... ~ ~-111• 
.162 
-~ ~.~ 
J35 J42 J43 J83 .... J6S 
ISOOZT·!Idll I'OIX.QT-!Inl ~-·- IOCICI'T•IIolll IOC>(t'l'•!llM ICIC:Xtl-1-! ! ! ! ! ! 
-
Schematics for the Computer Interface board and the Power 
Supply board (PC_IF.DSN & POWER.DSN). 
271 
IL , I 
R33 
_, 
........ tll , .. tllldl.,., llc.o ... __..dlrw;Uy ..... 
PCBOMD8 DIOoal ~ C*d, ..rlkll D • 011-.1 PIII'JIDM 
dlgllldUOc::ard. 
W P.._. 1Mb ._lt.:IIM har1twaN ad IOftlnft oiU. 
~ D canflgand audlttwl PORT• A & C •r. DUipub 
..:IPORTBDIDplaiD 
carw.aar ,Q --U.ID-t*lg. 
,.._.. __ ...,_......,.,..lnpgb..,Jt. 
1npu1 to Output Tranllatlon an the PC-IF care~· 
~C>--<>- ~C>--<> ... 
~C>--<>- 1041TI 0>----0> lli5i 
=t>--<>- ~t>--<>= 
""'C>--<>- ~t>--<>«U 
•t>--<>- ID-111'1 c:a----i> peji 
liilLO C>----0- 11«111 
" c------c> ~ 
Hll:r;&.J; t>---Qo 11(01 G./IDI~pge 
a.. C>----0> PO'J O..Atll~OI!;Il 
I_CU<!>-----t>-11«1& 
I.I"IIU:Lil £>---C> ~ 11001~·""'.-A;;013·PCXI"'B .. -•u 
Y_IN £>---C> I>Ol«< 
v.GJCI £>---C> I'Ufil 
'5\I_PCIJ 
R25 ~ 
,.. 
08 G~~~ -i--- ~. ·-
~ ~~·" ii-T 
R27 
.,.-
-
:;,' ~· ~~ --i-. ·~· ~ r--Yi- f~·n r--
.,. 
.. 
010 ~~,·~~~ -i-·~· 
Ht-r---.: ., h eHIJ1 
R31 
!Olol-~.... ',QC 
H~ng 
b Ltb Lrl:ttfl rt1 
~· V 
~ 
-
M i 
-
... 
i 
-
-
-· 
""" 
' ""'' D 
-· 
""" 
""" 
~-~ 
R15 
.,.-
"' GJ 001 
.,. 
~~. 
-J 
J +-·i ..... ur 
R21 
.,. ~f liir 
~ 
~. . . is ~L( ace CN"f'IJ .. 
.........:: 
R17 
..-
:;; 
Gk' "" ~. -
-t-
·- -ff~· .. 
-it-
"" 
R22 
.. F ,..-
07 
\~. . 
-i- \s~L[ .........:: 
.J 
J1 
~· 
I 
0C7 
t:N"''IJ ... 
+ 
~ 
-i-
U2:C 
.1 ~ 
-
·~ 
"~· ~ I::'-
~·  
R3 
R11 
.. 
n f ~ 
~ !!D K.~ 
02 
- \':1.. - . 
;r~ I'~ -t.l~· 
";':; 
-R39 
.. 
" 
.~. 
R7 
,:'L. "''" ~~p ./1 
..... ,.~ ..... llll·oli.I'IXIO·IICOI,_..., 
~IO•toPD1110·111;PCIO•PCIJ',...,._ 
""':III·Zl". IID'ICII·Cr.PCOI·I'CO'I' ........... 
-11,11,1!o.17,1~~~-0.IIO 
l'hl&llln•SV 
""''1·~ 
..... ••••• 211 
... 18••1ZV 
~c 
~ 
Rl2 R13 n Rl-4 
•:.: !C. Y'CII 
UNIVERSITY OF PLYMOUTH S.E.C.E.E. 
®tst:F~F~s ~~~ 
C26 
-
~ .. 
JP1 JP8 ~C32 
-- ~·· 1--lu-M + '" C33 C3C 9'-
-
J3 ~~-
-
-
. 
Tho_ .... ,... .... _ .. __ lr'll 
..,... __ ..._110 .. _ .... 
---o.IIU.-..-.;N-
-.......... ._ .. __ ._,......,_..., 
o.-___ ...., ........ -.... 
... '-'""111~1Cr.--11Vo-• 
---..-.-~~----
--j.., •• ._. .. ___ m._(IJ'UOI'II(!OjD' 
_ .. IIVIIII.,...,.'OtiO' 
!11 ..... _ ...... _111 
·W~UHR 
..... I..IIJCil 
_.......,.. 
_ _...., 
.,, 
..... 
I. Jumper and passive components settings 
for the custom IC test-rig. 
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Board 
Config. 
CelV 
Action 
Board Name 
Custom IC Test-Rig Configuration 
Chip- J J J J J ! J 
Control P P P P P l P 
~!~ 12345.6 
c I 6 B Vip 
Add I ir a V V 
the P S 
Local· i F 
Bit is 
set. n 
N _ r 
C G e 
N c 
G D I 
N 
D 
k 
JJJJJJJJJJCCCCCCRRRM 
P P P P P P P P P I 3 3 3 3 4 5 3 3 3 I 
7 8 9 I I I I I I I I 2 9 0 7 0 I 2 
0 I 2 3 4 5 
c S G I 
I u N _ 
k b D S 
s F 
l. L 
i 
n 
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U L R 
F K E 
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T u p p p T T p p 
E t u i u u 
S 1 n o o 1 1 
T u u 
l l 
I 2 
Base 
c p c 
I r L 
k e K 
c 
I C 
k 0 
N 
D 
RESET - X X .x 13 I l X X X X X ~ X X X X X X X X X ~ X X X X X X X 
----------.----
Shift Test 0101 
2u0x0u8_sym 
2u0x0u8_S&H 
2u0x0u8_RGND 
2uOxOu8_PCap 
2uOx0u8_RCh 
0202 
0208 
0210 
0220 
0240 
-----+-----+-----r-----~---- -·---r--
x X X 13 I l X X X X X 1 X X X X X X X X X X X X X X X X 
3 c I 13 I i 31 31 c" 
I 13 I l x 31 c" o X C 
X C I 13 I l x 31 
I c I 13 I i x 31 c" o 
X C I 13 I j x 31 c" o 
I 21 p p p o o p o p p c13 
I 2 p p p o o p o p p X13 
I 2 p p p 0 o p o p p ZIJ 
I 2 p p p 
I 2 p p p 
o o p o p p x13 
o o p o p p z13 
2u0x8ul5_sym 0402 3 c I 13 I l 31 31 c" o 31 j 31 I I I I 21 p p p o o p o p p c13 
2u0x8ul5_asym 0404 3 c I 13 I 31 31 c" o 31 13' I I I I 21 p p p o o p o p p c13 
2u0x8ui5_S&H 0408 x c I 13 I x 31 c" o 31 i 31 I I I I 2 p p p o o p o p p x13 
2u0x8ui5_Rin 0410 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p z13 
2u0x8ul5_pCap 0420 I c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p x13 
2u0x8ui5_RCh 0440 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p z13 
2u0x8ui5_RGND 0480 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o. p o p p z13 
8u8x8u 15_sym 0802 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p p p o o p o p p c13 
8u8x8ul5_asym 0804 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p p p o o p o p p c13 
8u8x8ui5_S&H 0808 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p x13 
8u8x8ui5_Rin 0810 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p z13 
8u8x8ui5_PCap 0820 I c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p x13 
8u8x8ui5_RCh 0840 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p z13 
8u8x8ui5_RGND 0880 x c I 13 I x 31 c" o 31 31 I I I I 2 p p p o o p o p p z13 
Table 1-1: Jumper and passive component settings for the S&H evaluation with a DC input 
signal taken from J16 and applied to J3 (DUT Input). 
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Board 
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Board Name 
Chip-
Control 
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(in he:-:· 
fonnal) 
Add 1 
to it if 
the 
Local-
Bit is 
set. 
J J J J J J J J J J J J J J J J c 
P P P P P P P P P P P P P P P I 3 
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I I 
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aVVN_r 
p S C G e 
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n G D I 
N k 
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c S G I 
I u N _ 
k b D S B 
s F U 
t. L F 
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n 
k 
VDCIIcDDilc 
___ oaVnaUUnnl 
c p 
L R 
K E 
c 
L 
K 
T u p p p T T p p k 
E t u i u u 
s 
T 
n o o 
u u 
l 
2 
Base 
p c 
r L 
e K 
c 
I C 
k 0 
N 
D 
RESET • X X X X X ' X X X X X ' X X X X X X X X X i X X X X X X X 
----------~---f...----+----+----- f.-- -·---'-----r----f--
Shifl Test 0101 X X X X X : X X X X X : X X X X X X X X X X X X X X X X 
2u0x0u8_sym 
2u0x0u8_S&H 
0202 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p o p o o o o p p c 13 
0208 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p x13 
2u0x0u8_RGND 0210 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p z13 
2uOxOu8_pCap 
2uOxOu8_RCh 
0220 I c I 13 I x 31 c" o 3 1 31 I I I I 2 p o p o o o o p p x13 
0240 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p z13 
2u0x8u15_sym 0402 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p o p o o o o p p c13 
2u0x8ul5_asym 0404 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p o p o o o o p p c 13 
2u0x8ui5_S&H 0408 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p x13 
2u0x8u 15_Rin 0410 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p ZIJ 
2u0x8u!S_pCap 0420 I c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p x13 
2u0x8u IS_RCh 
2u0x8u IS_RGND 
8u8x8u IS_sym 
0440 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p z13 
0480 X C I 13 I x 31 c" o 31 31 I I 2 p o p o o o o p p Zt3 
0802 3 c I 13 I ! 31 31 c" o 31 31 I I I I 21 p o p o o o o p p c 13 
8u8x8ul5_asym 0804 3 c I 13 I 31 31 c" o 31 31 I I I I 21 p o p o o o o p p CIJ 
8u8x8u15_S&H 
8u8x8u IS_Rin 
0808 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p XIJ 
0810 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p z13 
8u8x8u IS_pCap 0820 I c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p x13 
8u8x8u IS_RCh 
8u8x8u IS_RGND 
0840 x c I 13 I x 31 c" o 31 31 I I I I 2 p o p o o o o p p z13 
0880 X C x 31 c" o 31! 31 I I 2 p o p o o o o p p z13 
Table 1-2: Jumper and passive component settings for the S&H evaluation with an AC 
signal; applied to J3 (DUT Input). 
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Board 
Config. 
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Add I 
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n 
6 B V p 
V N 
S. C G e 
F N c 
G D I 
N k 
D 
c S G I 
I u N _ 
k b D S B 
s F U 
1. L F 
i 
n 
k 
I I I I 
2 3 4 5 
IIVDCIIcDDIIc 
___ oaVnaUUnnl 
CPTup ppTTppk 
LRE1 ui uu 
KES IDOOII 
C T u u 
L I I 
K I 2 
Base 
p c 
e 
c 
L 
K 
I C 
k 0 
N 
D 
RESET - X X X X X i X X X X X i X X X X X X X X X ! X X X X X X X 
-------------- r------'------+------f-- -·--+---·+---;--
Board Calibration 0101 X X X X 3 X X X X X i X 3 3 3 3 X X X X i X X X X X X 0 
2u0x0u8_sym 0202 3 c I I I 31 31 c" o 31 : 31 I I I I 21 p p p ! o o p o p p 
2u0x8u 15_sym 
2u0x8u 15_asym 
0402 
0404 
8u8x8u 15_sym 0802 
8u8x8u 15_asym 0804 
CapCcll I 002 
___ T2e..~~c ______ _ 
CapCell I 004 
Bonom Plate 
leslstrus 10 10 --~~0~1_!!?.,.._!3 __ ----
tcststrus 1020 8u8x8ul5 R 
---------------
teststrus 1 040 2u0x8u 15 R 
---------------
teststrus 1080 2u0x0u8 R 
Buffer Amp 
NSharcdBuffer 
2000 
4000 
3 c I I I 31 3 1 c" o 31 l 31 I I I 
3 c I I I 31 3 1 c" o 31 : 31 I I I 
3 c 
3 c 
I 31 31 c" o 31 l 31 I 
I 31 3 1 c" o 31 : 31 I 
I 21 p p p l o o p o p p 
I z' p p p!o o p o p p 
I 21 p p 
I 21 p p 
plo o 
p!o o 
p 0 p p 
p 0 p p 
X I' 3 X I X X X 0 X: X I I I I 2 0 X Xi 0 0 X X p p X 
r------,------+------f-- -·--+---·+·---r--
x I' 3 X I ! X X X 0 X! X I I I I 2 0 X X! 0 0 X X p p X 
2' c I x I ! x x x o x ! x I I I I 2 p o o ! o o o o p p Zn 
f-----+----+-----f-- ---+---·+·---r--
2' c I X I j X X X o X j X I I I I 2 p o o : o 0 0 o p p Z13 
r-----+----+-----r---·--+----- -·---f--
2' c I X I : X X X o X : X I I I I 2 p 0 o j o o o o p p Z13 
r------+----+-----r---·--+----- -·---r--
2" c I X I l X X X o X l x I I I I 2 p o o l o o o o p p Z13 
X C 
X C 
I x 
I x 
I ! X X X 0 31 : 31 I 
I : X x X o 31 l 31 I 
I o p o x:o o o pp p x 
I o p o xjo o o pp p x 
Table 1-3: Jumper and passive component settings for the evaluation of Circuit and Process 
parameters. 
Legend for Table 1-1 to Table 1-3: 
c Jumper closed. 
c
0 Jumper normally closed, but may in an alternative setting be left open. 
c 13 Pin 13 or Jumper on CLK_COND module carrying the "preclk" connected/closed. 
o Jumper open or device not present. 
p Device present. 
x Don't care. 
x13 Don't care condition for Pin 13 or Jumper on CLK_COND module carrying the "preclk". 
z 13 Pin 13 or Jumper on CLK_COND module carrying the "preclk" isolated/open. 
I Jumper-Link must be in position 1-2. 
I 3 Jumper-Link normally in position 1-2 may in an alternative setting be in position 3-2. 
I· Capacitance of CapCell available between Pin I of the Jumper and AGND. 
2 Jumper-Link must be in position 2-S. 
2' Channel-Impedance of "teststrus" available between Pin 2 of the Jumper and "Input" (13). 
3 Jumper-Link must be in position 3-2. 
2 1 Jumper-Link normally in position 2-S may in an alternative setting be in position 1-S. 
3 1 Jumper-Link normally in position 3-2 may in an alternative setting be in position 1-2. 
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